COOLING STORAGE FOR VEHICLES USING THERMOELECTRIC COOLER by Mohd Azmi, Farhad
COOLING STORAGE FOR VEHICLES USING THERMOELECTRIC COOLER 
By 
Farhad Bin Mohd Azmi 
FINAL PROJECT REPORT 
Submitted to the Electrical & Electronics Engineering Programme 
in Partial Fulfilment of the requirements 
for the Degree 
Bachelor of Engineering (Hons) 
(Electrical & Electronics Engineering) 
Universiti Teknologi Petronas 
Bandar Seri Iskandar 
31750Tronoh 
Perak Darul Ridzuan 
©Copyright2008 
by 
Farhad Bin Mohd Azmi 2008 
Approved by, 
CERTIFICATION OF APPROVAL 
Cooling Storage for Vehicles Using Thermoelectric Cooler 
by 
Farhad bin Mohd Azmi 
A project dissertation submitted to the 
Electrical and Electronics Engineering Programme 
Universiti Teknologi PETRONAS 
in partial fulfilment of the requirement for the 
BACHELOR OF ENGINEERING (Hons) 
(ELECTRICAL AND ELECTRONICS ENGINEERING) 
UNIVERSITI TEKNOLOGI PETRONAS 
TRONOH, PERAK. 
June 2008 
CERTIFICATION OF ORIGINALITY 
This is to certify that I am responsible for the work submitted in this project, that the 
original work is my own except as specified in the references and acknowledgements, 
and that the original work contained herein have not been undertaken or done by 




The thermoelectric known as peltier uses the theory of peltier effect to produce 
heat difference from an electrical voltage. Peltier is a semiconductor which consists of 
two ceramic plates with p- and n-type semiconductor material (bismuth telluride) 
between the plates. The project also uses a 28/40- Pin 8-bit microcontroller (PIC16F877) 
to control the voltage controller and the LCD screen to display the temperature. 
Experiment conducted on the pel tier shows that the surface temperature of the peltier can 
reach a temperature of 14.4 °C by applying 8 volt to the peltier. After 500 seconds, the 
temperature can reach a low temperature of 1 0.6°C. By implementing basic heat transfer 
theory which includes conduction heat, convection heat and radiation heat to insulate the 
heat; a working prototype was built. The inner box temperature dropped from 26°C to 
13°C. Although the LCD screen displays a temperature of l3°C from the reading of the 
temperature sensor (LM335DZ), it is important to take into consideration that the 
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The objective of this program is to fulfill Universiti Teknologi Petronas' 
requirement. All students are required to undertake a final year project which is a 
design and/or research based project. The author have chosen to research on 
thermoelectric cooler and design as well as fabricate a working model of a 
multipurpose cooling storage for vehicles using thermoelectric cooler. 
1.1 Background of Study 
In 1834, French physicist Jean Peltier discovered that when electrical current 
is sent through a circuit made of conducting materials that heat is absorbed at one 
junction and given up at the other. This is also known as the Peltier Effect. 
1.2 Problem Statement 
Most of present's vehicle does not have the facilities to store items in a cool 
enviromnent. It's very rare for a vehicle to include a cooling storage except 
luxurious vehicles. By inventing a cooling storage for vehicles, users can use it for 
many purposes. For users who travel long distances can now store foods and 
beverages to prevent it from expiring. The cooling storage can maintain the foods 
and beverages freshness longer compared to exposing it to normal ambient air. 
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The cooling storage can also be used for medical purposes especially in the 
medical industries. Some vaccines are required to be kept in a cool environment 
(approximately 12•q. The cooling storage can be used to store these vaccines in 
ambulance or even a normal vehicle without compromising the vaccines. Some rural 
areas do not have proper medical facilities and they depend on near-by small towns 
to provide them vaccines. By creating this cooling storage, clinics and hospitals can 
transport these vaccines to rural areas. 
The cooling storage can also be used for 4-wheel vehicles on a jungle 
expedition. User can store foods, beverages and even vaccines too. The box can also 
be portable by using an external power supply. This can be very useful during 
camping or long expedition on foot. The military service can also use the box to 
supply foods/beverages and vaccines during war. 
1.3 Objective and Scope of Study 
The objectives of this fmal year project are as follows: 
1. To study on the thermoelectric cooler this includes Seedbeck effect and 
Peltier effect 
ii. To study on basic heat transfer theory 
iii. To implement both the Peltier effect and basic heat transfer theory to create 
a working prototype 
The scope of the study includes semiconductors and heat transfer theory. 
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CHAPTER2 
LITERATURE REVIEW AND THEORY 
There are 2 main engineering concepts that are involved in this project 
which are the peltier effect and heat transfer. The author has divided into two 
separate parts for better understanding. 
2.1 Seebeck Effect 
To understand the Peltier effect, the author did a research on Seebeck effect 
which is closely related to Peltier effect. The Peltier effect is actually the reversals 
of the Seebeck effect. The Seebeck effect is define as the conversion of temperature 
differences into electricity [1]. 
For better understand on Seebeck effect, imagine a gas placed in a 
temperature gradient box, there one side is hot and the other is cold. Basic physic 
theory proves that the gas molecule at the hot side moves faster compared to the 
cold side. The hot molecules are distributed further compared to the cold molecules. 
This will cause more cold molecules to be at the cold side which causes higher 
density of cold molecules. The hot molecules will diffuse to the cold side due to 
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Figure 1: Seebeck effect [5] 
In a thermoelectric cooler, the same concept applies with the charge carriers. 
The charge carriers will diffuse in a conductor with a temperature gradient. Due to 
lower density of hot carriers on the cold end of the conductor, the hot carrier 
diffuses from the hot end to the cold end [2]. Meanwhile, the cold carrier will 
diffuse to the hot end of the conductor due to lower density of cold carrier at the hot 
end. The moving charge carriers are also known as electricity current. 
Hot 
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Figure 2: Seebeck effect [5] 
If the free charges are positive (p-type ), positive charge will build up on the 
cold end which causes a positive potential. Similarly, negative free charges (n-type) 
produce a negative potential at the cold end. If the n-type and p-type material are 
electrically connected with a load across cold end, the voltage produced by the 
Seebeck effect will cause current to flow and generate power [3]. 
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2.2 Peltier Effect 
Basically Peltier effect is the opposite of the Seebeck effect. Unlike the 
Seebeck effect where the heat flow drive the charge flow, the Peltier effect uses an 
external electrical potential to drive the heat carrying charges which forces heat to 
flow from one end to the other [3]. When electrons flow from a high density to a 
low density, the junction expands and cool. 
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Figure 3: Peltier effect [5] 
2.3 Heat Transfer Basics 
Heat flows from a hot or warm medium to a cold medium in three ways: 
1. By radiation from a warm surface to a cooler surface through an air space 
u. By conduction through solid or fluid materials 
111. By convection, which involves the physical movement of air 
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2.3.1 Conduction Heat 
Conductive heat transfer occurs when energy exchange takes place by direct 
impact of molecules moving from a high temperature region to a low temperature 
region [4]. Conductive heat loading on a system may occur through insulation, 
mounting screws, etc., which form a thermal path from the device being cooled to 
the heat sink or ambient environment. 
Heat transfer by conduction is governed by the fundamental equation described by 
Fourier's law: 
(Rate ofheatflow) = k x (Area) x (Temperature Gradient) (2.1) 
The factor k is called the thermal conductivity and is a characteristic of the 
material through which heat is flowing, and it varies with temperature and the 
degree of compaction or density. 
The fundamental equation which describes conductive loading is: 
Q d kAIJ.T con =--L (2.2) 
Where Q cond is the conductive heat load (W), k is the thermal conductivity of the 
material (W/m oq, A is the cross-sectional areaofthe material(m2), Lis theJength 
of the heat path (m) and LITis the temperature difference across the heat path (0 C) 
(usually ambient or heat sink temperature minus cold side temperature) 
The equation for heat conduction through insulation is given as: 
Q insulation = I!.T (2.3) (l!.xcfKcA) + (l!.xd/KdA) 
Where Q insulation is the conductive heat load (W), k is the thermal conductivity of 
the material (W/m 0 C), A is the cross-sectional area of the material (m2), l:J.x is the 
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thickness of the insulation layer and LIT is the temperature difference across the heat 
path (°C) (usually ambient or heat sink temperature minus cold side temperature) 
2.3.2 Convection Heat 
For fluids (gases and liquids), heat can be transported by mass motion - the 
molecules themselves move [ 4]. Natural convection occurs due to the expansion of 
fluid in contact with a hot body. The reduced density causes it to rise under the 
influence of gravity. Forced convection occurs when the motion of the fluid is 
maintained by some external agency such as a fan or pump. 
Heat transfer due to convection can be defined such that: 
Q canu = h A (Tail·- Tc) (2.4) 
Where A is the area of the body and a T the temperature difference between body 
and fluid. 
However h depends on many factors such as shape and orientation of 
surface; density, viscosity, specific heat and thermal conductivity of fluid; whether 
fluid flow are stream-lined or turbulent. For a given body and fluid, Newton's Law 
of Cooling applies the rate of heat loss is proportional to the temperature 
difference aT, provided aT is small and forced convection applies 
2.3.3 Radiation Heat 
When two objects at different temperatures come within proximity of each 
other, heat is exchanged [ 4]. This occurs through electromagnetic radiation emitted 
from one object and absorbed by the other. The hot object will experience a net heat 
loss and the cold object a net heat gain as a result ofthe temperature difference. This 
is called thermal radiation. 
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Radiation heat loads are usually considered insignificant when the system is 
operated in a gaseous environment since the other passive heat loads are typically 
much greater in magnitude. Radiation loading is usually significant in systems with 
small active loads and large temperature differences, especially when operating in a 
vacuum environment. 
The fundamental equation for radiation loading is: 
Qrad = Fe sA (Tamb4 - Tc4) (2.5) 
Where Q rad is the radiation heat load (W), F is the shape factor (worst case value 
= 1 ), e is the emissivity (worst case value= 1 ), s is the Stefan-Boltzmann constant 
(5.667 X 10-8W/m2K\ A is the area of cooled surface (m2), Tamb is the ambient 
temperature (K), and Tc is the cold temperature object (K) 
2.4 Thermal Parameters 
To design the Multipurpose Cooling Storage, there are three parameters that have to 
be taken into account which are: 
a. Hot surface temperature (T h) 
b. Cold surface temperature (Tc) 
c. Load to be absorbed at the cold surface (Qc) 
The hot side is where heat is released. A heat sink is attached to the hot side. The 
hot side temperature can be found by: 
Th = Tamb + (8)(Qh) (2.6) 
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Where This the hot side temperature ("C), Tamb is the ambient temperature ("C), 
and e is the electrical input power to the thermoelectric (watts) 
Qh = Qc +Pin (2.7) 
Where Qh is the heat released to the hot side of the thermoelectric (watts), Qc is the 
heat absorbed from the cold side (watts), and Pin is the electrical input power to the 
thermoelectric (watts) 
The heat sink is very crucial during the designing stage. The theory 
temperature may need to be colder than the desired temperature because the cold 
side of the peltier is not in direct contact with the object instead the enclosure is 
required to be cooled. 
The temperature difference across the thermoelectric relates to T hand Tc 









Figure 4 shows the flow of the project. It is divided into FYP 1 and FYP 2. 
FYP 1 is focused on research where else FYP 2 is focused on fabrication and testing 
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Figure 4: Flow Chart 
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3.1 Specification of the Multipurpose Cooling Storage 
Followings are some of the specification of the cooling storage: 
i. Uses a thermoelectric cooler known as peltier which does not have any 
mechanical parts (this is an advantage compared to a normal refrigerator 
system) 
n. Will be able to fit in several cans/bottles of beverages, foods and even 
compartment for vaccines 
iii. The cooling storage nses the power supply from the vehicle 
1v. The cooling storage contains one/two fanls to dissipate the heat produced 
from the thermoelectric cooler 
v. The inner box contains a heat insulator to prevent the cool air to dissipate out 
of the box 
v1. The cooling storage contains a LCD screen that will display the temperature 
of the inner box 
vn. It contains a temperature sensor to detect the inner box temperature 
viii. A microcontroller is required to display the temperature on the LCD screen 
1x. The box contains a rechargeable external power supply so that it can be 
portable 
x. The vehicle's battery can be used to recharge the external power supply 
XI. The peltier is placed on a fin to help dissipate the heat from the hot side of 
_the peltier 
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3.2 Heat Transfer Application 
Figure 5 shows the principles of heat transfer are essential in removing the 
unwanted heat from inside the box. The box consists of two layers of insulation. 
Heat being transferred from ambient into the box is calculated from the equation of 
heat conduction as stated above. Heat from inside the box being transferred to the 
cold side of the pel tier is calculated by using force convection in laminar condition. 
Thermoelectric device (pettier) is working as the heat pump draining the heat from 
inside of the box (cold surface) to the (hot surface) side of the pel tier by applying 
principles of conduction. The heat from the hot side of the pettier is transferred to 
the fins by conduction and the heat from the fin being discharge by force convection 
from fan. 
Coa daclioa I 
I J4J .. -:6o 
.. 
I Air with nlod~ 
Forn Co a\ ..:rio a Coadacrio~ 
Figure 5: Heat flow 
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Figure 6 explains the application of basic heat transfer for this particular 
project. It shows that conduction heat occurs through the layers of insulator. The 
heat inside the box is transferred through natural convection heat. Radiation heat 
occurs at the pettier but it could be neglected due its small power produced. 
Conduction heat occurs between the hot side of the pel tier and the fm and it is 






Figure 6: Application of heat transfer 
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3.3 Circuit Diagram 
For this particular project, the Cooling Storage for Vehicles will be using a 
car battery as the power supply which is rated at 12V. Figure 7 shows the circuit 
diagram. Listed below are the important electrical components to be used in the 
project 
1. SV voltage regulator (LM7805) 
The 5 volt voltage regulator is needed to drop down the 12 volt to 5 volt. 
The maximum voltage of the microcontroller is only 5 volt. A heat sink is required 
to remove the of the voltage regulator. Please refer to Appendix C for data sheet. 
n. 8V voltage regulator (LM7808) 
The maximum voltage of peltier is 12V. But applying 12V for the peltier 
may cause the peltier to malfunction. So only 8V will be used to obtain the required 
temperature of the peltier. An 8V voltage regulator is used to drop the 12V from the 
power supply to 8V. Please refer to Appendix C for data sheet. 
m. Temperature sensor (LM35DZ) 
The temperature sensor is used to read the temperature inside the box. It is 
programmed with the PIC 16F877 microcontroller and the reading of the 
temperature is displayed on the LCD screen. The temperature sensor reads the 
temperature and gives an output in voltage. Different values of voltage represent 
different temperature values. For example, a temperature of 25°C gives a reading of 
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0.25V to the microcontroller which is programmed to display 'TEMP: 25°C'. Please 
refer to Appendix C for data sheet. 
iv. PIC 16F877 microcontroller 
The microcontroller is used to read the temperature of the inside the box. A 
LCD screen is connected to the microcontroller to display the temperature. All the 
components connected to the microcontroller is programmed using C language. The 
programming code is available at appendix. A 4MHZ crystal oscillator is connected 
for the clocking of the microcontroller. Please refer to Appendix C for data sheet. 
v. 12V fan 
The 12 volt fan is used to dissipate the heat from the heat sink. It is 
combined together and the hot surface of the thermoelectric cooler is attached to the 
heat sink. 
vt. Thermoelectric Cooler (peltier) 
The thermoelectric cooler is being used as the main cooling system. It is 
being used because it is light, easy to use, no mechanical parts and cheaper to a 
normal refrigerator system. The temperature of the cooling side can reach up to 4°C 
meanwhile the hot side can reach a temperature of 50°C. A heat sink is required to 
dissipate the heat of the hot side to maintain the temperature of the cool side. Please 
refer to Appendix C for data sheet. 
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Table 1 shows the list of components that are used in the project. 
a e . IS 0 omponens T bl 1 L. t fC t 
COMPONENTS MODEL QUANTITY 
1 5 Volt Voltage Regulator LM7805 1 
2 8 Volt Voltage Regulator LM7808 1 
3 12 Volt Voltage Regulator LM7812 2 
4 Temperature Sensor LM35DZ 1 
5 Microcontroller PIC16F877 1 
6 12 Volt Fan D08T-12PH S 2 
7 Peltier DT3-2.5 2 
8 1 kn Resistor - 1 
9 1 Okn Resistor - 1 
10 lOOn Resistor 
-
1 
11 LED - 1 
12 47J.1F 16V Capacitor - 8 
13 LCD Screen HD47780U 1 
14 4MHz Crystal Oscillator - 1 
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3.4 Flow of the C programming for the microcontroller 
The purpose of the C programming for the microcontroller 1s display the 
temperature inside the box. The program is divided into 3 functions which are: 
i. The main function 
u. Char conv _ 0() -return the first digit of the temperature 
iii. Char conv _I()- return the second digit of the temperature 








































































































3.5 Hardware Tools I Software 
Table 2 and table 3 show the list of software and hardware respectively that are used 
in the project. 
Table 2: List of Software 
SOFTWARE ALTERNATIVE JUSTIFICATION 
-Electronic Work To design and simulate the 
1 PSPICE Bench(EWB) circuit, easy to get the software 
- Multisim and can be trusted 
CCS Compiler- Progrannning is needed so that 
2 Microchip PIC C MATLAB the controller will do according Progrannning to the specification Software 
3 Auto CAD Hand Drawing Design the entire cooling box 
Table 3: List of Hardware 
HARDWARE ALTERNATIVE JUSTIFICATION 
Main component for cooling 
l Peltier Chemical reaction system which is easy to handle 
compare to chemical reaction 
Microcontroller is more 
2 Microcontroller Controller suitable because the design 
circuit must be small 
Printed Circuit PCB is small to be fitted in the 
3 Board BreadBoard box for portable uses but the 
(PCB) bread board is larger and need 
special care 
To get the box temperature so 
thatthe_microcontroller can 
4 Temperature Sensor - take action if the box exceed 
the box temperature 
specifications 
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Table 4 shows the lost of tools that are used in this project. 
TOOLS ALTERNATIVE JUSTIFICATION 
Drill and cutting device are 
1 Lathe and Milling Drill and Cutting more suitable for small project Machine Device (produce metal workpiece), but 
less accurate 
Depend on temperature, usage 
and components, whether to use 
2 Soldering Adhesive soldering or adhesive to stick 
the components/hardware 
together 
3 Grinding Machine -
Table 4: List of Tools 
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3.6 Cooling Storage Design 
Figure 9 and figure 10 shows the proposed schematic diagram of cooling 
storage and the drawing of the box respectively. The box is designed to be heat 
insulated to maintain its cool temperature of l2°C. Table 7 summarizes the material 
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Figure 9: Schematic Diagram of the Cooling Storage 
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Figure 10: Drawing of the box 
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Table 5 shows the components that are incorporated in the multipurpose 
cooling storage and its function. 
Table 5: Components of the Cooling Storage 
Components Function 
Peltier A thermoelectric cooler used as the main cooling 
system. It is placed at both end of the cooling 
storage so that it can cool the irmer box faster. 
Perspex It is a very good heat insulator because it has a very 
high melting point. Since one side of the peltier is 
very hot, the Perspex is being used to hold the 
peliter to the fin. 
Polystyrene It acts as an insulator to keep the box cool. It is 
cheap and easy to handle. It prevents heat from the 
outer box to enter the irmer box 
Aluminum It is a good heat conductor. It is placed arormd the 
irmer box to increase the cooling area surface 
Fin The fins are contacted with the pettier to dissipate 
the heat of the hot side of the peltier 
Fan It is used to dissipate the heat of the fin which is 
contacted with the hot side of the peltier. It is also 
used to increase the force convection. 
Frame It is assembled to hold the fm and fan together 
Temperature Sensor It is used to detect the temperature of the inner box 
. 
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Figure 11 - figure 14 shows the conceptual design of the multipurpose 
cooling storage. It still incorporates the same components as the proposed design 
discussed earlier. Also included are the dimensions. 
Figure 11: Front view of the cooling box 
Figure 12: Circuit box (front view) of the cooling box 
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Figure 13: Side view of the cooling box 
Figure 14: Bird' s eye view of the cooling box 
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CHAPTER4 
RESULTS AND DISCUSSIONS 
4.1 Experiments on Thermoelectric Cooler 
An experiment was conducted to obtain the surface temperature of the pettier. The 
experiment was done by using DATA STUDIO 1.9.0. The software is connected 
with SCIENCEWORKSHOP 750 INTERFACE which has temperature sensor and 
voltage sensor. The experiment was conducted to determine the relation between: 
1. Applied voltage and the surface temperature of the pel tier 
11. Time and the surface temperature (applied voltage 8V) 
111. Efficiency of the temperature sensor 
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4.1.1 Applied voltage and tbe Surface Temperature of the Peltier 
Table 6 and Figure 15 shows the result of the various applied voltage and the 
surface temperature of the peltier. Figure 9 shows the graph decreasing over time. 
The initial surface temperature of the peltier is 18.4°C and after 300 seconds the 
temperature drops to 1 0.6°C. 
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Figure 15: Surface temperature of pel tier vs time 
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4.1.2 Time and the Surface Temperature (Applied Voltage SV) 
Table 7 and figure 16 shows result when 8 volt is applied to the peltier and 
its peltier surface temperature over time. The immediate temperature of the peltier' s 
surface when 8 volt is applied is 10.6 volt. Figure 9 shows the temperature 
decreasing when the voltage is increased to 8 volt. 
Table 7: Voltage and Surface Temperature (Applied Voltage 8V) 
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Figure 16: Surface temperature ofpeltier vs voltage (applied voltage 8V) 
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4.1.3 Efficiency of the temperature sensor 
Table 8 and figure 17 shows the result different reading of the temperature 



















Table 8: Efficiency and Error Rate 
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By using formula 4.1, the efficiency is found to be 15.8% meanwhile by using 
formula 4.2; the error rate is 16.3%. This proves that the temperature sensor (LM35DZ) is 
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Figure 17 Temperature (0 C) vs Time (seconds) for software sensor 
and temperature sensor (LM35DZ) 
4.1.4 Experiment Discussions 
Referring to figure 9 and table 5, after 300 seconds the surface temperature 
of the peltier was able to reach 10.6°C. This proves that the cooling storage have a 
high possibility of cooling the inner air of the enclosure considering ideal heat 
transfer. The surface temperature of the peltier varies with the voltage applied. Even 
though the peltier has a maximum voltage of 12V, it is not advisable to apply 12V 
to the thermoelectric cooler as it may damage the pn junction. Therefore, the peltier 
will be supplied with only 8V. Figure 10 and table 6 shows the instant surface 
temperature of the peltier is 14.5 •c when 8 Vis applied. With proper design of the 
enclosure, the required inner temperature of 10 - 14 •c is possible. But the 
temperature sensor that is used is not accurate and not stable. 
31 
4.2 Heat Transfer Calculation for the Cold Side of the Peltier 
The total heat on the cold side of the pcltier is given as: 
Qc = Q insulation + Q convection + Q radiation 
By using equation 2.3, Q insulation through conduction is 7.68 watts. 
By using equation 2.4, Q convection is 0.05 watts. 
By using equation 2.5, Q radiationis 0.056 watts. 
(4.3) 
Therefore, the total heat on the cold side can be found by using equation 4.3 which 
is 7. 786 watts. Please refer to Appendix B for full calculation. 
4.3 Heat Transfer Calculation for Hot Side of the Peltier 
The temperature of the hot side can be found by using equation 2.6 which is 
38.73°C with values of Qh is 58.186 Watts (equation 2.7). Please refer to Appendix 
B for full calculation. 
Theoretically, the values prove that the temperature of both the cold and hot side of 
the temperature is achievable. 
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4.4 Final Results 
Table 9 and figure 18 show the temperature of the inner box. After 60 
minutes, the temperature reached as low as 13°C which is the required temperature 
for this particular project. Figure XX shows the temperature decreases over time 
until it reaches a temperature of l3°C. the temperature displayed on the LCD 
screen may not be accurate due to the low efficiency of the temperature sensor. 
Table 9: Temperature of the inner box with respect to time 
Minutelsl Temnerature I'CI Minute Temoerature I'CI Minute Temoerature I'CI 
1 25 21 20 41 15 
2 26 22 21 42 16 
3 27 23 21 43 15 
4 27 24 20 44 16 
5 26 25 20 45 16 
6 26 26 19 46 15 
7 27 27 20 47 15 
8 26 28 20 48 14 
9 26 29 19 49 14 
10 25 30 19 50 15 
11 24 31 19 51 15 
12 24 32 19 52 15 
13 24 33 18 53 14 
14 23 34 18 54 14 
15 23 35 19 55 15 
16 23 36 18 56 15 
17 23 37 17 57 14 
18 22 38 17 58 14 
19 21 39 17 59 13 
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Figure 18: Temperature of the inner box (°C) versus time (minute) 
Figure 19 shows the LCD screen displaying l3°C after 60 minutes. 
Figure 19: LCD screen displays 13°C 
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CHAPTERS 
CONCLUSION AND RECOMMENDATION 
By completing this project, the author has a better understanding on the 
concept of thermoelectric cooler and heat transfer theory as well as the relation of 
these two concepts. A working model of the multipurpose cooling box is created to 
implement the two engineering concepts. The objectives of the project are achieved. 
The required temperature which was pre-determined 12- l4°C was achieved with a 
temperature of 13 °C. 
There are some areas that could be improved. The temperature sensor 
(LM35DZ) is not stable. Since the sensor only gives a reading of two decimal 
points, for example 27oc or 28°C, the reading of the temperature sensor becomes 
inaccurate. This causes the temperature sensor to be unstable. 
Due to the budget constraint, only two peltiers were used as the cooling 
system. By implementing additional peltiers, the inner box could be cooled to its 
required temperature of l2°C in a shorter period of time. An alternative way is to 
supply the maximum voltage of the peltier which is 12V to obtain a cooler surface 
temperature of the peltier. 
By decreasing the stze of the box, the period to achieve the required 
temperature could also be decreased. Using a higher adhesive sealant quality would 
increase the efficiency to insulate the heat. A compact polystyrene also helps the 
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II MULTIPURPOSE COOLING STORAGE FOR VEHICLES 
II The purpose of this program is to: 
I I l) Display ths: ts:mps:rature insid!l th!l box 
I I 2) As the temperature decrease to 8 Celsius, 
II the cooling system (peltier) stop operating 
II 
//The program is divided into five function:-
// I) The main function 
II 2) char conv _00: return the first digit of the temperature 





I I Preprocessor Directives 
#inc!ud!l <l6F877.h> If use the PIC!6F877 as the microcontro!!er 
#device ADC= 1 0 I I I 0 bit analog to digital converter 
#fuses XT, NOWDT, NOPROTECT, NOPUT, NOBROWNOUT, NOLVP 
#use delay(clock = 4000000) II 4MHz oscillator 
#include <LCD.C> II lcd.c included to display the box's temperature 
I I Global Declarations 
char conv _ 00; 
char conv _I O; 
int conv _ 20; 
voidmainO 
{ 
II Local Definitions 
I I char because to return a single character back to main 
I I int because only resulting in high or low output 
char !l; I/ the first digit of the temperature 
char b; I I the second digit of the temperature 
led_ initO; I I led initializations 
set_tris_d(OxOO); If set port d as output for Led 
setup_adc_ports(ALL_ANALOG); 
setup_adc(ADC_CLOCK_INTERNAL); 
If set port a as analog input 
I I using adc internal clock 





If calling function conv_O (display I st digit) 








led _putc(b ); 
led _putc("C"); 
delay_ ms(1 00); 
} 
} //main// 
II delay 100 ms 
II 1~4 r~uirement for initial 4isp!ay 
II display 'TEMP:' 
. -· -- --- - ~- -- . 
II place the temp's first digit returned from char_ 0 
II place the temp's second digit returned from char _I 
II display 'C' 
II delay 100 ms 
!!IIIII/ /111!11111!1/lllllll/111/1/ll Ill /IIIII!!! I IIIII/III I IIIII!/ I Ill I IIIII/III/III/IIIII/IIIII/ IIIII! Ill I Ill! I I II II II II 
/l//1/1 
II This function return the first digit of the temperature 
II Input from temperature sensor to ADC port is being read and place in tempOO 
II This function will return: 
I I 0 if the temperature is less than 1 0 
II I if the temperature is less than 20 
II 2 if the temperature is less than 30 
II 3 if the temperature is less than 40 
II 4 if the temperature is less than 41 
II Else, the function will return X because the temperature exceeds the specification 
lllllll/11/!l/l!l!l!/!1!//lll!!ll!ll//!l/l!llll!!l!l!l!lllllllllll!!!l!lllllll!llll/!1!11/!l/l!llllll/!1!1111/l!l!l/1/lll! 
/IIIII/ 
char conv _ 00 
{ 
unsigned int8 tempOO; 
set_ adc _charmel(O); 
delay _ms(SO); 
tempOO = read_adcO; 
II defme variable tempOO 
II set pin aO as input 
II delay 50 ms 
II the input value from port a place in tempOO 
if (tempOO <= 19) return '0'; II temp <1 0 
else if (tempOO >= 20 && tempOO <= 39) return '1 '; II temp <20 
else if (tempOO >= 40 && tempOO <= 60) return '2'; II temp <30 
else if(tempOO >= 61 && tempOO <= 80) return '3'; II temp <40 
else if(tempOO >= 81 && tempOO <= 82) return '4'; II temp <41 
else return 'X'; 
} 1/conv_O// 
39 
llllllllllllllllllll/111/11 II /Ill Ill /II I /II /II IIIII/IIIII /II 1/lllll/llll /II /Ill /II /II II Ill /II lll/lllllllll/11 /II I 11/l/1/11 
111111111 Thi~ fmwti<m r~hmls th~ ~~cQml digit Qfth~ t~mp~mrnr~ 
II Input from temperature sensor to ADC port is being read and place in tempO! 
II The temperature range from 0 C to 40 C only that this function will only 
II display the second digit 
l/l/lll/1111/lllll/1/llllllllllll/ll///lll/llll/llllll/11/l/ll/llll/11/111/lllll!lllllllllllll/lllllllllllllllllllllllllll 
/IIIII/ 
char conv _I 0 
{ 
unsigned int8 tempO!; 
set_ adc _ channel(O); 
delay_ms(50); 
tempo! = r~~d_!!dcO; 
II defme variable tempO! 
II set pin aO as input 
II delay 50 ms 
II th~ input v~lue fmm PQrt ~pi~~ in tempo! 
if(tempOI <=I) return '0'; II temp =0 C 
~~~e if(tempol >= 2 &;& tempo! <= 3) rehml '1 '; 11 t~mp =1 c 
else if(tempOI >= 4 && tempO!<= 5) return '2'; II temp =2 C 
else if(tempOl >= 6 && tempO!<= 7) return '3'; II temp =3 C 
else if(temp01 >= 8 && tempO!<= 9) return '4'; II temp ;,;4 C 
else if(tempOl >= 10 && tempO!<= 11) return '5'; II temp =5 C 
else if(tempOl >= 12 && tempO!<= 13) return '6'; II temp =6 C 
else if(tempOl >= 14&& tempO!<= 15) return '7'; II temp =7 C 
else if(tempOI >= 16 && tempO!<= 17) return '8'; II temp =8 C 
else if(tempOl >= 18 && tempO!<= 19) return '9'; II temp =9 C 
else if (tempO! >= 20 && tempO! <= 21) return '0'; II temp = 10 C 
else if(tempOI >= 22 && tempO!<= 23) return '1'; II temp =11 C 
else if(tempOl >= 24 && tempO!<= 25) return '2'; II temp =12 C 
else if(tempOl >= 26 && tempO!<= 27) return '3'; II temp =13 C 
elseif(tempOl >=28 && tempO!<= 29) return '4'; II temp =14C 
e!~e if(t~mpol >= 30 &;& t~mpOl <=3D return '5'; II temp =15 C 
else if(tempOl >= 32 && tempO!<= 33) return '6'; II temp =16 C 
else if(tempOl >= 34 && tempO!<= 35) return '7'; II temp =17 C 
else if (temp01 >"' 36 && tempO! <= 37) return '8'; II temp =18 C 
else if (tempO! >= 38 && tempO! <= 39) return '9'; II temp =19 C 
else if(tempOl >= 40 && tempO!<= 41) return '0'; II temp =20 C 
else if(tempOl >= 42 && tempO!<= 43) return '1'; II temp=21 C 
else if(tempOl >= 44 && tempO!<= 45) return '2'; II temp =22 C 
else if(tempOl >= 46 && tempO!<= 47) return '3'; II temp =23 C 
else if (tempO! >= 48 && tempO! <=50) return '4'; II temp =24 C 
else if(tempOI >=51 && tempO!<= 52) return '5'; II temp =25 C 
else if(tempOl >=53 && tempO!<= 54) return '6'; II temp =26 C 
else if (tempO! >=55 && tempO! <=56) return '7'; II temp =27 C 
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else if(tempOl >=57 && tempO I<= 58) return '8'; II temp =28 C 
~~s~ if (tempQl >= ~9 ~~ t~mpQl <= (iQ) r~tum '9'; II t~p =29 C 
else if (temp01 >= 61 && tempO! <= 62) return '0'; II temp =30 C 
else if(tempOl >= 63 && temp01 <= 64) return '1'; II temp =31 C 
else if (temp01 >= 65 && tempO! <= 66) return '2'; II temp "=32 C 
else if(temp01 >= 67 && tempO!<= 68) return '3'; II temp =33 C 
else if (tempO! >= 69 && tempO I <= 70) return '4'; II temp =34 C 
else if(tempOl >= 71 && tempO!<= 72) return '5'; II temp=35 C 
else if(tempOl >= 73 && tempO! <= 74) return '6'; II temp =36 C 
else if(tempOl >= 75 && tempO!<= 76) return '7'; II temp =37 C 
else if(temp01 >= 77 && temp01 <= 78) return '8'; II temp =38 C 
else if(temp01 >= 79 && temp01 <= 80) return '9'; II temp =39 C 
else if (tempO I>= 81 && tempO I <= 82) return '0'; II temp =40 C 




HEAT TRANSFER CALCULATION 
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Heat Transfer Calculation (Cold Side of Peltier) 
Qc = heat absorbed from the cold site 
= Q insulation + Q convection + Q radiation 
Heat Conduction through Insulation 
I 0.50cm I lt.Ocm 
I T ambient = 30°C T inside box = 12"C 
Figure 20: Heat Conduction through Insulation 
• Thermal conductivity (K) 
Perspex = 37x10-3 W/m.k 
Air at 300K = 2.62x10-2 W/m.k 
Polystyrene = 37x10"3 W/m.k 
• Area of the box A (area)= 0.17m x 0.17m 
=0.0289m2 
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Q insulation Tl-T4 
(ruu:/KcA) + (.rucd/KdA) 
= 303K-281K 
( O.SOcm ) + ( l.Ocm ) 
(37xJfJ3 W/m.k)(0.0289m2) (37xJ(J3 W/m.k)( 0.0289m2) 
= 1.28 Watts x 6 sides 
= 7.68 Watts 
Heat Produced by Radiation 
Where: 
Qrad = radiation heat load (W) 
F =shape factor (worst case value= l) 
e = emissivity (worst case value = 1) 
s =Stefan-Boltzmann constant (5.667 X IO"SW/m2K4) 
A = area of cooled surface (m1) 
Tarnb =Ambient temperature (K) 
Tc =Cold temperature object (K) 
For this cases, we assume F=l and e =1. 
Q radiation= (1) (1) X (5.667 X 10"8) (2.25x104 ) (3034-2814) 
= 0.028 Watts x 2 (for 2 peltiers) 
= 0.056 Watts 
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Heat Produced by Convection 
Q convection = bAA T 
Where: 
A is the area of the body 
b. T the temperature difference between body and fluid. 
For this case we assume h to be 5W/m2°C 
Q convection= 5 x (2.25x104 )(30-8) 
= 0.025 Watts x 2 (for 2 peltiers) 
= 0.05Watts. 
Total Heat on Cold Side 
Qc = Q insulation + Q convection + Q radiation 
= 7.786 Watts 
Heat Transfer Calculation (Hot Side of Peltier) 
Estimated the heat load of7.786 Watts Qc 
Peltier thermal resistance of l °C/watt G 
Ambient Temperature of30°C Tamb 











Assuming 1 0°C rise above ambient (forced convection) 
Th to be 40°C (without knowing the power and exact value ofThcan be found) 
Figure 21 : Performance Curve (AT vs. Voltage) (1] 
From the figure 14: 
4.2Amps and approximately 12volts for AT= 40°C 
Th = T amb + (0) (Qb) where T amb = 30°C 
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Qh = Oc +Pin 
= 7.786 Watts+ 50.4Watts 
= 58.186 Watts 
Therefore 






marlow industries inc.® 
hermoelectric Cooler 
~rformance Values 
Hot Side Temperature (°C) zrc 
b. Tmax (°C-dry Nz): 65 
Qmax (watts): 6 
I max (amps): 2.5 
Vmax (vdc): 3.6 
AC Resistance (ohms): 1.2 
echanical Characteristics 
TOP VIEW 
20 AWG Leads Positive 











Dimensions in [ ] are millimeters. Ceramic Material: Alumina (AC) 
Note: Base model shown 
dering Options 
~odel Number Description 
IT3-2.5-01 Base Model 
IT3-2.5"01 L Lapped Model 
IT3-2.5-01 S Sealed Model 
IT3-2.5-01 LS Lapped and Sealed Model 
. ~1 &WI.X 
so•c) N-1 (noc) llvltlx \) fll"'" 
2.7:f"C 
'c) ;2=J 0(. 2-=t"<-(!J,.O() (~.] (tl..) Lv.) 
3 bs 
.b 
.2 5 1 h 
(~Me 
Features 
• Solid state reliability 
• Built with high temperature solder with the ability to 
withstand higher assembly processing temperatures for 
short periods of time ( <160°C) 
• Superior nickel diffusion barriers on elements 
• High strength for rugged environment 
• Parched configuration for improved leadwire strength 
• RTV sealing option available to improve reliability in 
condensing environment 
• Lapped option available for multiple module 
applications. 
&te-e Top lop 10 -0162, Rev C 
a! lid!"" ,·" C€1<1! Yf\1. L IZllA 111\;l 
fficd!A\e 
'"' c\,-\1 
cei.M'Ii ( l.Jciqilt w.<!\-1.. Wi 4'1-1, lt~th 
( I!\.) (Iii) C•n) (',v-) tin) 
0 b3 0 .2;-0t 0 b3 iJ ~ ~ D IS"\ 
HD44780U (LCD-II) 
(Dot Matrix Liquid Ctystal Display Controller/Driver) 
HITACHI 
scription 
: HD44780U dor-matri~ liquid C!)'i<al di•play oomrollor and driver LSI displays alphanumerics. 
anese b!lll ch=tcrs, ond symbols. It can be configuted 10 drivo a do!·matri~ liquid crystal disploy 
icr the cont<ol of a 4- or 8-bit microprocessor. Since all th~ functions such os display RAM, cbarncter 
orator, and liquid crystal driver, required for driving o dot-matrix liquid crystnl display ru-e intomally 
vidod on one chip, a minimal •ystem can be interfaced with thi; controller/driver. 
ingle HD44780U oan display up ru one 8-charac<er line or two &·choroclcr lines 
' HD44780U ha..< pin funcrion cump><ibility with the HD447MOS whict. allows the user to coslly 
lace an LCD·H with an HD44780U. Tho HD44780U chat:lcu:r gcncrntor ROM is extended to gcnoruto 
5 x 8 dol character fonl• and J2 S x 10 dol choraclor fan~ f~r olotal of240 diiTerenL oharnclcr fonl<. 
· low power ~upply (2.7V 10 3.3V) of the HD44780U is <uitable for any portable ba\lcry·driven 
duct roquirinR low power diosipalion. 
lturcs 
S x 8 and S x 10 dot matrix po»iblc 
Low power op<rotion •uppon: 
- 2.71oS.5V 
Wide range of liquid crystal display driver p<wer 
-3.0tollV 
Liquid crystal drive wavefom1 
- A (One line licquency ACwavefom~) 
Com»p<nd lO high •peed MPU bu> interface 
4·bit or 8-biL MPU intor!l!oo enabled 
80 X &-bit Ji.>ploy RAM (80 chnraolcr:> mwt.) 
~.920-bit churaclcr generator ROM fora total of240 choracl« f<>nt& 
- 208 oharnc~ct fontS (5 :<8 dot) 
- J2 cJ,nroclcr fonts (S x 10 dot) 






64 x 8-bit charncler gcnorawr RAM 
- 8 ch~~raclct font• (5 x 8 Jot) 
- 4 character fonl< (5 X 10 dot) 
!~-common X 40-scgmcnt liquid crystal dioplay driver 
Pro~rnmmabledmy cyd.., 
- 118 for one line of5 X 8 dotS with cursor 
- till far one line of5 x 10 dots with ~-ursor 
- l/16fortwollne<of5x&dotswith~"Ursor 
Wide ran~e of instruction functions: 
- DisplayciOIU", cursor home. display onlolf. cuf'<oronlo(f. display cMmcu:rblinl:, CW>Or shin, 
Ji.;ploy.;hill. 
Pin function compatibility with HD44780S 
Automatic reset circuit that initiali~os tho controller/driver alter power on 
Intomal o.;cillator with oxtemal resistors 
Low power consumption 
Ordering Information 
Type No. Package 
HD44780UAOOFS FP-808 
HC044780UAOO 






Note: JOC ROM code No. 
"" 
lJD44780U 
LCD-II Family Comparison 
Item 
Power sup~yvoltage 
Liquid crystal drive 
voltagaVLCD 
Ma•lmum display digits 
percNp 







Liquid crystal drive waveform 
Oscillator 
ln•tructions 








Japanese standard font 





3.0 to 11.0V 
4.610 11.0V 
H044780U 
2.7 to 5.5 V 
3.0to 11.0V 
J.Oto 11.0V 
16 digits (8 digits~ 211nas) 16 dlgfts(8 digits x 211nes) 
118. 1/11, and 1116 118. l/11, and 1116 
7.200 ~Is 9,920 bits 
(160 character !ants lor 5 ~ (206cl1arncterlonts lor s~ 
1 dol and 32 character fonts 8 dol and 32 character fonts 
lor5~10dot) !or5~10dot) 
64 bylas 64 bytes 





' External resistor, external External raslsiO! or external 
commie filler, or extamal dock 
'~· 
270 kHt ~30% 
(59 to 110Hz lor 118 and 
1116 duly cycle•; 43 tc 80 




andl/16 duty cycles: 43 to 
80 Ht lor 1111 duty cycle) 
91 kll ±2% (when v."" 5V) 
75 1<11 ±2% (when V" ~ 3V) 
Fullycampallble within tna KD447aOS 
1 MHZ 1 MHZ (whom V,- 3V) 







~' UMo •o lnlerfllctd with Func~on 
"'" 
Selects mg~lers. 
0: lnstnJcllorl mgtster(tor,;le) Busy nag; 
address ooonler (for mad) 
1: Data mglster(lorwnta and mad) 
"'" 




Starts data rnad.writa, 
!loDB7 "0 
"'" 
Four high order t>dlrectional lristata data bus 
pins. Used tor data lfansfer and receive 
between tho MPU and tl1e HD44780U, DB7 can 
be used as a busy Rag. 
lloDB3 
" "'" 
Four low order bidlmctlollal111state daLe bus 
pins. Used for data transfer and mceioe 
between tha MPU and the H044780U, 
Thllse pins am not used du~ng 4.blt oparatton, 
0 Extension dl1oer Clack to latch sertal daLe 0 sent to the 
extension d<lver 
0 Extenolon d<lver Clock to shift sertal data 0 
0 Extension driller Switch s~nal f<>r oocwerting the liquid orystal 
driwl wavelomo ta AC 
0 ExtonsJondrilier Charader pattem data """"spondir~g Ia eocl! 
S"9menlslgnal 
~~ to COM16 ,. 0 LCO Common signals that ars not used am changed 
to nci>'SIIiectlonwavelom\S. COM9 ta COM16 
am nol>'selectlon wavelnrm• at118 duty factor 
and COM12 to COM16 aru non·selec~on 
waveforms a\1111 duty factor. 
l1 taSEG40 ., 0 LOO Sagment signal& 
'" 
Power supply Power supply for LCD drive 
V.,-V5=t1V(max) 
"' 
Power supply V.,; 2.7Vtc 5.5V, GND: OV 
:t,OSC2 Oscilla~on When crystal oscillation is parlom>~~d, a resistor 
resister deck must ba cannactltd externally. When the pin 




lay Data RAM (DO RAM) 
loy data RAM (DORAM) •tare• diliplay Jat:t represented in B·bit cltW'III!tcr cadCli. lbl e"'cnded 
dty is 80 x 8 bits, or 110 cbar.u:t=. The an:a in display data RAM (DORAM) thot is not used for 
ay con be uoed .. genernl data RAM. See Figure I for the n:lntiouship.o betw01:n DDRAM oddr="" 
"''itions"" th<; liquid cryst.al display. 
DORAM addreos (A,.,) is set in the adtln.'S.II counter (A C) a< bendeoimal. 
·lim: di<play (N ~ 0) (Figure 2) 
-When there are fewer than 80 display cha.racte"', th~ di•play begins at tho head position. For 
e:comple, if using only tho HD44780, 8 ohomcteJSare tli3played. See Figure l. 
Wh<rn tbc display shift operation i• pe<formed, tho DDRAM addre,. •hi !h. Soc Fi!!U<O J. 
"",..,.,_ 
, .. , 
""'"""OOOW.O-..o4<! 
l.t ·I" I tIt I , I, I 
Flg~rel DDRAM Addrtss 
= loolo•l<r~I03I••I .............. ).ej•FI 
fi~uro2 1-Line Dltplay 
-· ········ 
=-:Joo)o,)oo)oo)ooi"'J"'j"J 
~, .. J.,).,)oo)a<)os)oolo,)aa) 






The f1D44780U h"" twoS-bit regi<t=, an i~slJ'llctiun n:gister(lR) and o dat.an:gister(DR). 
TheIR sto= inslf'llctian c<>des, such as display cloOf andc<U'SOr shift, ..,d lllldtess infomuuion far display 
data RAM (DDRAM) ond dmmcter generator RAM (CGRAM). The lR can only be wrinen from the 
MPU. 
Tho DR tcmpYrnrily stores data to be writll::n into DDRAM arCGRAM and lcrnpnuily store< Jat.a to boo 
read from DDRAM or CGRAM. Dat.a wriuon mto the DR from the MPU C. au<Omaticolty wri<ten in<o 
DDRAM t>r CGRAM by on intemol operation. The DR is also used for dota stomge when reading data 
from DDRAM ur CGRAM. When addn:., infonnation is writt<rn into theIR. d.:u• is read and then stored 
into <he DR from DDRAM or CGRAM by an internal operotion. Data trans for between the MPU is then 
completed when the MPU n:ads the DR. After the read, data in DDRAM or CGRAM at the next address 
is scm w the DR for the next read from the MPU. By the "'Sister solector(RS) signal, th..,e two register;; 
can be selected (Table 1). 
Buoy flo~(BF) 
When the buS)' nag is I, the HD44780U is in tho internal operu!ion made, and the nc"' ill9lJ'llction will 
not be ao<"J'ICd. When RS ~ 0 and RIW"' 1 (Table I), the busy flog is output to DB7. The next 
inslJ'llction must be wrmcn atlcrcnsuring that tho busy flag is 0. 
Addieso Counter (A C) 
The aclclrc« ~uunter (AC) assign• addrcs= to both DDRAM and CGRAM. When an addn:S!i of an 
instlUction is written into the TR, the address informn<ion io •ont from th~ IR to tho AC. S<:le<lion of 
either DDRAM or CGRAM is also determined ct>ncorremly by the ia.<<Uctiun. 
Allor wri<ing into (roading from) DDRAM or CGRAM, the AC i• nutotru&tkally incremented by I 
(decremented by 1), The AC content. are then output to DBD to DB6 when RS ~ 0 ~nd R/W- I (Table 
"· 




IR wnte as an lntemat operation (display dear, •to.) 
Read busy flag (OB7) and addre.,. count•r(OBO to DB6) 
OR wfite as an Internal operation (DR to OORAM orCGRAM) 
OR r•ad as an intarn~ operation (DORAM or CGRAM to OR) 
HITACHI 
2·1inc display (N- 1) (figure 4) 
-Coso t; When the numbcrofdi•play <ha<aotcrs is lc,.than 40x2 tine>, tho two tinc.o ace 
displn}'W from the bc3d. Nl>l<lthat the forntline end odd..,.. and tbc •ooon<llino 'lnl1 addroSllare 
nut consecutive. For eltllmple. when jus< the f1D447HO is w;od, 8 charoo:t<ml x 2 lines are displayed. 
Sec Fi~urc5. 
When di•play shill operation i• performed, the DDRAM address shills. S.... Fi~urc 5. 
~J:I::I:I:I:I••••·•·••••••·•.I:I:I 
Fl~ure 4 2-Line Display 
-· ,., ..... '''. '.'. OORAM 0001 "WO<OSOOo> 
-·.., ...... 1 .. 4$ .. <1 
'~""" l:tl:l:l:l:l::l:l 
'"" """"'""'"'I"""" .~.rl)~ "' .... .,"" " .. · ..
HITACHI 
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- Hondling unused chara<tor pauems 
I. EPROM dataouuide tho charactorpanom area: Always input lls. 
2. EPROM data in CGRAM =a: Always input 0.. (Input llsto EPROM odtim= OOH to FFH.) 
3. EPROM da!aused when the user d.,.. not use any HD447ROU ch,.,..,L<rpattem: According 1o 
lheuserapplicatio11, Oaudled in ono of the two ways liste<l "-'follows. 
a. Wh~:~~ unused character pattems ore not programmed: If an unused chata.:ter code is written 
into DDRAM, all its dots""' lit By net programing a character pauem, all of i!S biiS becomo 
lit. {This is due to the EPROM being fillod with ts aftor it i•erased.) 
b. When unused choracter paU<:ms ""'progtllrnrned as Os: No1hing ;, displayod even if unused 
character codes are written intO DO RAM. (This is equivalent to a spau.) 
•lo 3 Eumplo of Corre1pondence between EPROM Addr01s Data and Cb<Lucter !'attorn 
(5 KIO Dol!l) 
-c-oo-....... 
''' 1. EPROM address"" All to AJ corre•p<LJ>d to a ohamclercoda. 
2. EPROM addresses A3 10 AQ spec;ty a llns position ofthtl cllamcler pattern. 
3. EPROM data 04 to 00 com!spood tocllamctt~r pattern data' 
4. EPROM data 05 to 07 mual be specified as o. 
5. A Ill display posiUon (bladt) corresp<111ds to a t. 
a. Una 11 and the following lines must 118 blanked with Oslor a 5 ~ 10 dot chamcterlonls. 
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Tablo 5 RclaUomblp bctwoen CGRAM Addr•"•<, Character Codes (DDRAM) and Cboraetcr 
Pollcrn• (CGRAM Data) 
.......... __ 
--
Noles: 1. CMrnctercode bits 0 to 2 corresp<111d to CGRAM addmss bits 3to 5 (3blts: a tyP"s), 
"' 
2. CGRAM address bits 0 to 2 designate lh<o characlarpatl<tm line pcs.itlon. The 8th line Is lhll 
cursor pcs.iUon end its display Is fatmed by a logical OR with lhll cursor. 
Maintain the 8th line data, cormspondll1g to the curso< display ~ilion, at D as the cursor 
display. 
If the 8th line d~ta Is 1, 1 bJts will light up the 8th 11118 reganJioM of the curser Pf'IS<Oncv. 
3. Ct\aracler pattern row positions cormsp<llld to CGRAM data bito 0 to 4 (bit 4 llelng at the left). 
4. As shown Table 5, CGR.I\M character patterns aro s~ected when oharacter coda bits 41o 7 are 
all o. However, since ctwacl"' code bilJ has no effect, lhe R display eoamplo abovu 03n be 
selected by sllhor oharnclor code OOH "" OBH. 
5. 1 for CGRAM data oorresponds to display salaction and o to noo-satoctlon. 
• lndloala3 no effO>Cl. 
HITACHI 
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molly, iostructioos t1w perform data u..nsf..- with internal RAM= used the mOSL However, auto-
ementa~on by I (or oulO-dccremenl:llion by 1) ofinternal HD447&0U RAM addresses after oa<:h data 
e ca~~lighton !lu: progmm load of the MPU. Since tho di<play sbi!t insuuction (Table II) oan perform 
O\II"I"Cntly with display dall!. wri<e, the u .. r can minimize sy>tem development limo with maximum 
;ramming efficiency. 
'""an instruction i• being execured for internal operation, no instnJction other than the busy 
laddrcS! read instruction can be ••ecutod. 
ouse the bU5J' ~•g is set to I while on instruction ;, being executed. cbec~ it to make sure it Ls 0 
"" •ending another instruction from the MPU. 
e: Be""'" the HD44"180U is not in the bus:y state (BF ~ 0) before sending an instnJcrion from the 
MPU to the HD447&0U. I fan inmucrion is sent without chocking the bu•y na~, the time botw~:<n 
the fLrSt inwuction and next i!IStruction wilt tokg much longer tban the instruction time it>elf. 
Refer to Table 6 for the list of eodt in,ruc-tion ••=tion time. 









:or displ•y writ<:• 'P'"'~ code 20H (chor~ctcr pauom for chamotcr code 2011 tnust be o blank pa~orn) 
o o!l DDRAM uddres:••••· It then sets DDRAM addtoss 0 into tho addre" counter. ond returns the 
play to its original status if it was shifted. In other word•, the display di•nppe= IUld tko """"" or 
nkinggoe•to the left ~ge of the display (in tho fi"t !iru: if2 line• are displayed). !1also •ctsi/D to J 
crement mode) in entry mode. S of entry mode does nor chllnge. 
turn Home 
rum homo sots DDRAM addreS! 0 into the addre" counwr, artd rorums the display to its ori~itu1l •tutus 
t wu shifted. The DDRAM contents do not change. 
e cursor or blinkin~ go to the loft edge of the di•play (in tho first line if2 line• are displayed). 
otry Mode Set 
): lnc~<:m~nts (liD~ 1) or dcercmon" (I/O~ ll) the DDIV\M o~dn...,. by I who~ a charodor code ;, 
itten into or road from ODRAM. 
,0 cu<801"ur blinking move• to the right wtten incremented by I and to the lgft when decremented by I. 
Le"""" "!'Plies to writing 311d r<:adingofCG!IAM. 
Shifts tho entire di•play either to the right (liD~ 0) or to the left (liD~ I) when S io I. The display 
~notshifiifSi•Q. 
Sis 1, it will=m as iftbe cursor docs not move but the display do=t. The dioplay doe• not •hill. when 
Jdlng from DDRAM. Al•o, WJiting into or =diug out from CORAM doc:! not shift the display. 
~play On/OtT Control 
The display is on when Dis I artd orr when 0 i• 0. When off, the display dnta remains in DDRAM, 
1 can be displayed instantly by settin~ D to J. 
:The cuiSOr i~ displayed when C io I artd not displayed when C i> 0. Even if1hc cuntor di'"'PP"",.._ the 
notion ofUD or other spedr.cotions will not dmnge during display data write. Tho c:ursor is displayed 
ing 5 dcts in the 3th line for S >< 8 dct character font seloction and in the lith line for the 5 >< to dut 
oarucrer fontselectiO<t (Fi~ure 13). 
: The character indicated by the cur.;or blinh when B is l (figure !3~ The blinking is displayed as 
fitt:lting bt:tweo:nall blank dots and dLsplayed character• at ••peed of409.6-m• int.:rval• when f~ or f""' 
250 ldJz. The curoor and blinking o:m be set to display simuiWlaously. (The blinking !Rquonoy 




Tobie 6 !oJtruotlou• (coni) 
,_ -~­lmu)(whonl.or 




[!() •1: '"""""•"' liD • 0: Oouoment 
S •1: !\oromponla• ~,.p~oysh<lt 
SIC •1· Oii¢aysltl~ 
SIC • G Cur:<O< move 
AA. •1: Sn;t<.to""' n;Ot 
R1L •0" SMttotl!olon 
Ol •1· 6~.0,•0: 40!1• 
N :1: 21nos.N•O: Uoe 
F : t· s, 10do ... F •o: S • Bdoo• 
BF •1: totomal>yoi>O"'tio<.l 
SF •0: lno"""'ooooa<coptablo 
Nolo; lndical80 r.o effect 
WriOosdataintoDORM\<>< 3T~• 
CORAM. t..., • 4 ~·· 
RoadS ol.>ta from DDRMt <>" 07 ~· 
CGR.OM t...,:4po' 
OORAM: Di&playdotaRAM E,owtiontlma 
CORAM: Choni<>O<!I"-.oh>" oMr!gOI-
AAM r,.,q....,oyct>ongos 
ACG: CORM! ..,d,... &amplo· 
ADD: OOAAM oOdtOf<S WI\.., 1 ;,. t,.. 1• 
:"":•lo '""""' 250~~. 
AC' Add..,.>"""''"'"'od1<>< ""'"~'"'"' 
boll> oo ar>:1 CGft'.M 
"""' ..... 
After exoculion m lho CGRAMIDORAM data wrtle or read I!IS!ructlon. the RAM address counter 
Is incr~menled or decremented by 1. The RAM addres:l =nteris updated alief the busy flag 
tumsolt.ln Flgu"' 10, 1_, Is lhalimol elapsed aflor U... busy ~Bgtumsatrunlif the address 





""''"'·=-1000 .. c .. ·~·o 
"""'''"•-"""'""""""""-""" , .... um.,.,to"'l'"""""' 
Figure IO Addrt<J Counter Update 
HITACHI 
Cursor or Olsploy Shift 
Cursoc or dlsploy shift >hills the euri'(IJ" po•ition or di•pl•y to the ri~ht or lcfi without WJiting or reading 
display data (Table 7). Thi~ futLCtiun L, u•cd to corm:t nr """"'h th~ di,.l'lay. In • 2-line disploy, the 
cursor moves to tho w.:ond line whon it P""""' the 411th digit of th~ Orst lino. Note that th~ r.rst a~~d 
second line display• will shift at the same time. 
When the displayed dnta is shith:d o:pco.tedly ea<:h line move• unly horizontally. The ""'"'nd line display 
does not shift into tho first line po•ition. 
The address coonter(AC) conrent> will notclt.,ge if the only iCtion performed i•a di•play shift. 
Function Sct 
DL: Set> the interface dota length. Data is sent or received in 8-bit lengtho (087 to DBO) when DL is I, 
and in 4-bit l<:ttgth• (DB7 to DB4) when DL i• O.When 4-bit length i• .<elected. dat:t must be 110nt or 
reccivedtwicc. 
N: Sets the number of display li~e;. 
F: So!> tkc Ch!lfOCtcr ronl. 
:-loto: Perft>1T1\ tho funct>on at 1hc h<>:~d of the pr<>g1'1m bcfmc c•c-.:oting •ny in<~ruotion> (exccp< for the 
read bu•y flo~ and addrc" in>truction~ From thi• poinl the function .<ct in•tructiun cannot be 
c•e<:uted unles• Lho interface data length i• changed. 
S<l CORAM Addr01o 
Set CORAM address sets the CGRAM address bi!W)' AAAAAA into the addres:~ counter. 
Dota i• then writren to or read from the MPU for CORAM. 
"' HITACHI 
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!rfaclng the HD44780U 
rfoco to MPU• 
nlerfi!clng 10 on 8-bit MPU 
~. fig1m !7 for an o>Wnplc ofusing• UO purl (for asingle-<:hip microcomputer) .. an in<ert"a<:c 
levice. 
n this cxomple, P30 to P37""' connec<od lo !he data bus DBO lO DB7, and P7S to P77 arCCt>tmected 
o E, RiW, and RS, respectively. 
~ 
--r-~r-~r-~r~--
-· - ·- ·- -
F!~u~ 16 £ump!o of Busy flag Cbock T!miae Soqu~noe 
D [~""~': ·~ 
Fl~ure 17 1181325 Intorfaoe (Single-Cblp Mnde) 
HITACHI 
•rfooeto Llquld Cry•b.l Display 
H044780U 
orader Font ond Nlllllber of Llne" The H044780U can pcrfunn two type! of di!lpla}'ll, S X 8 dot 
S x l0dotoh111!CU:r fonl.!l, oaoh wilhacursor. 
to two lin.,. ...,displayed for S x 8 dots andune line for S x lU doll!. There: fore, a total of three 
"' of common •i~nols ore avoilable (Tabla 9). 
number of lines and fonllypes c•n bo sclooied by the pro~nun. (Sc"<> Tob!e li, ln.<liUctiuos.) 
tno<tion to IID44780 and Uquld Crystal Display: Seo Figure 20 fur lite conne<ti<m example•. 
ole 9 Common Slgn.lo 












Jmeriacing to a4-bi< MPU 
The HD44780U can be connootcd !o the UO p<llt of• 4-bit MPU. If the VO pon ha:; eno-ugh bili. 8-bit 
da!a can be: transferret!. O!hcrwt""· one da!a <r:>n•for must bo mMe in two operations for 4-bit clato. !n 
thi< c"'e, the timing sequence bocomos <omewhDI compte~. (See Fi~urc JS.) 
Soc FCgure 19 !Or an in<crfoce exampk: to the HMCS4019R. 
No<c tha< two eye).,.""' noedod for the busy flag chccl: .. wcllns fol !he da!a trans for. The 4·bit 
operation is sel<>e!Cd by tho program. 
,_,,~,,..,.,..,.,..,,..,,. .. ,..,..,""""'.,._ 
=~ ................ -."""""'· 
Ft~ure 18 Exam pi• of 4-Bit Data TransferTimong Scqucoco 
F,~urc 19 E•ample orlntcrfocc to l1MCS4019R 
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Since live ""smont •ignallinei can display one Jigi!, uno H044780U can display up to 8 digi!S for • 1-
\ine display and 16 digi!S for a 2-linedisplay. 
Th~ Cllamples in FiguN 20 have unu•ed comonun •ignal pins, which always output nun-sclt:etion 
wovefonn•. When tho liquid crysllll displuy panel lw unused exua 11e0nning lines, cunncot the Cllll':l 
scanning lines to these common signal pios ta •void any untle<in~blc off<:<!S due to croosllll~ durin~ tho 
Heating '"''" (Figure 21 ), 
= -
__ , .. ..,,.. 
Figure U Usln~ COM~ to Avmd Croutalk an Unneeded S..annlng L1o0 
'"' HITACHI 
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le II 8-BU OpentloD, 8-0igllx !-Line Display Examplt with Wler'nal Re•et 
PowO<oupply"'(ll>o HD4411Ml\Jll <IHiallzo~ tryll1o <ltom<o~ 
.... toitc<Jil] 
Function ••t 
Wnto data Ill CGR.M<IOORAM 
1 o 0 I o 
Writo ilotolo CGRMIIIJORAM 
1 0 0 1 0 
Entry modO sot 
0 0 0 











dOl d1ar.!Ciorll:lot (NLIIT\IIo< a1 
diop~oy linn aM """""'"rbnto 
con..,bo dul"900 oftar>top 
n> 
Tum• on display ooo:lcur.!o<. 
Enlni!isplayis<l•po<•""""' 






W .... H. ODRAM hiul olroody 
boon """"1.0<1 by O.lliGitutm 
""onlho-rw .. Nm<olon 









oblen 4-Blt Operatlon, S.Digit x 1-Line Displa~ Eumplo with Internal Rosol 
" 
l""lruoll(lfl 
R$ fUW 007 DB& 085 DB4 
P-supp/yort (tile H044780U r. iniiallzM Dy tho iltom .. 
.....,,eltcun) 
Function""' 
0 0 0 
fun""'"'"' 





0 0 0 
Wtilo dolll Ul CGRIIMIOORAM 



































onoand shlfttt toiM Oghl. 
HD44780U 
Tobie II 8-Bit Operation, 8-Digit x I-LI110 Disploy Enmple with lnternol Reset (coot) 
,., 
No RS f'JW DB7 DB& 085 DEU DB3 Dill DB1 080 DloF>J.,. 
1 1 wm. II""' lo CGRAMIOORAM 
I 0 0 1 0 
14 Curoorotd<sptay<lli~ 
0 0 0 0 
15 CunorWdl<flloysMI 
0 0 0 0 
16 Wf1to dolo I<> CGRAMIOORAM 
' 0 0 , 0 
11 cu.,orm<lioployshtft 
0 0 0 0 
IS c.,..orordO.ployshffl 
0 0 0 0 
19 Wrllodotoi<>CGRAMIOORAM 





Snitto Ol1ly tM a~roor pos;t;on to 
111oioft. 
WrilosCo""rK. 






Rel!lms both ~~< .. toy .. 11 ,, ... ,, 
tolheor\glnalpolli!ion{at!O,. .. 
"' 
Tobl•ll S.Blt Opendon, S.Digit X 2-Lln~ Di>play Example witb ln~rnlll Rcoot 
,., lnolruoUon 
Nt1. RS RiW 087 OB& OBS 064 OBJ OB~ OBI OBO OloF>Joy 
"" 
P""or supply on (lhlt HQU780U Is ili~aliZIKI Dy 111o <llornal 
r110ololtcU!I) 
Fu~••l 
0 0 0 
~ntrymo<IO .. t 
0 0 0 
Wn\o data to CGRI\MIOORAM 
1 0 0 1 0 
WtiiO dolll to CGRAMIOORAM 
, Q Q 1 0 
Sot DDIVW .Odn><• 








g.,~,..... .. -, .... 
addtftoobyO .. ondloohiRtbo 
aJ,.orloll1origtnaltho,.,.llf 
w""' to tr>o DDICGRAM. 
D~playloootshlflltd. 
Writo• H. OORMl has ..... ody 
boon """""odby,.,llalillllion 
wh ..... .....,,,...,....,..., 
Tho ou-ls """""*'lod by 
""""""""'""""'""''"'"' 
Wrilaot. 
SolS OOFIAM Oddroo• solhot 
thow,..riltpoositionodol"'• 
heodolll>os'""""i'~oe 
Characteristics (V cc .. 2.1 to 4.5 V, T,- ~20 to +75°C*') 
Symbol Min 
ttllghvol~(1) VIH1 0.7V.,., 
eptOSCt) 
!low •ollag~ (1) VILt ..0.3 
a-pl0SC1) 
thlghvoltag<~(2) VIH2 0.7V.,., 
:1) 
llow voltage (2) VIL2 
:1) 










>utlllghvoltago(2) VOH2 o.av"' v 
epl DBo-DB7) 




eron,..sistance R,., ,, 
tleal<agecurnmt 11, 
_, 
up MQScu,.,..,nt -1, 
)-087, R.S, RiW) "" 
0.15 0.30 
vella~• VLCD1 M 11.0 
' VLCD2 3.0 11.0 
' 
HD44780U 
Test Condition Notu' 
--~ ... ~ 0.1 mA 
-1.,.- 0.04 mA a 
1, = 0.04 mA 
tid :Q.OS rnA, t3 
Vl.CD =4 V 
±ld ~ 0.05 mA, t3 
Vl.C0:4V 
VtN:QtoV« 9 
R, osdllaUon, tO, t4 
outemal ctock 
v"'"3V, 
1 ... " 270kHz 
v,-vs, 115 bias 16 
V,-V5, 114 bias 16 
' Refer to tho Electrical Characteristics Notes section fallowin~ thase tables. 
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lrfa~e Timing CharacteristiC$ wltb External Driver 
k purse width 



































AC Characteristics (V"" = 2.7 to 4.5 V, T,- ~20 to +75°C*') 
Cla<:k Chroc!Ori•lles 
Symbol Min Max Unll Tut Condition ~ole' 
External clock frequency f~ 12.5 350 kHz 11 
" % 
0.2 ~· 
External clod< fall time t., 0.2 ~· 
R, Clod< oscillation r~ 
os<:illaUoo frequency 
190 270 350 kHz R,~ 75 1<0, 
Voe= 3V 
Note: • Refer to the Electrical Cl\a,.cterisUcs Notes sec~on following th,....tables. 
Bus Timing Charactcri5tics 
\Vrlto Oporation 
Item 
Enable cyde ~me 
Enable puiS<! width (high tovel) 




















Ena~e pul•e...;dth (111gh level) 
Enable rise/fall lime t., 1, 25 
Address set·UP lime (RS, RiWto E) t,. eo 
Add"'ss Mid time t,.. 20 
Datadalay1lme 
Data hold lime 
'" HITACHI 
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DC Charaetcrlstlc~ (V cc- 4.5 to 5.5 V, T,- -20 to +75°C*') 
... :J¥ml>ol Min 












Output high voltage (2) VOH2 0.9 v"' 
(except OB!l-081) 
Ou!put low vcllage (2) VOL2 
(except DB!l-087) 
Driver on resistance RCOM 
(COM) 
Driver on reslstanco RSEG 
(SEG) 
Input leakage cu,..,nl I" 
Puii-<Jp MOS G\lrTOnl -1, 
(OBD-097. RS, R/W) 
-) 
























Test Condition Noteo• 
-1'"'=0.205mA 
lo. = 1.2mA 
-1,..=0.04 mA 
1,.:0.04mA 
~ld ~ 0.05 rnA, 13 
VLCD,.4V 




R,osdllatlon, 10, t4 
••temal dock 
v .. =5V, 
f""'~270kHz 
v .. -V5,115bias 16 
v .. -vs, t/4 bias 16 
Note: ' Refer Ia tho Electrical Characlorislics Notes section followjng the.!a tabiM. 
"' HITACHI 
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lCOM is the resistaru:o belWeen the power supply pins (V "' V 1, V4, V5) and each common •ignal 
dn (COM I toCOMl6). 
lSEO is the resisl<ulc~be!wccn the power supply pins~'~= V!, YJ, YS)and each segment signal pin 
SEO! to SE040). 
"he following gnphs show the rolationshlp beLWoen opetation frequency :md current consumptio!L 
::·····; :····" . u 1 ~ I ! "' ""'" i 1 ~ I 
.Jl ·~ . .li ... 
.. ... ... 
o.o '"' I ....._ 
,. o.z I .,.. 
" " • ""',>Oil""., • ,., """"""""' 
l.ppli .. to theOSCI pin. 
:och COM and SEG output volt:1ge is within .W.IS V of the LCD voltage (Y,~, Vi, V2, V3, V4, VS) 




. ., ~·q<_.._ 
!-"--- l.....!......j 
~ --, ~- ~-
~- ~ 
-= 
·<:." . ~-~·~ --::: 
-~·"' ., ··- ., 
' 
Figure 27 Write Operahon 
. _; ~ ., !---"--
~ _J •• , ~-
~ .. ~ /"" 
' ~~ ., ., ~-I 
"""~""' 
-·· -·- ·-· ~ 
- "''"'"'".........n .... o.ovou,..._-. 




D•llllh•l DBQ to DB7 
Voo:•SV 





Flguro l9 lntorfaceTiming with E>10(11al Driver 
~-· 
- '· ::=.:.::::-........ ___ ...... .,. ___ _ 
z. apoo...,~uv .... s.v_....._..,..,._, • .,.,.v.,........ 
l Fottuv~"'"-'*'""''·•-.... ~-~ ... -~"""'""'' 
-·· 
,, ... _., ... I.St_ •• , ........... - ..... , .......... ,-."'V"' 
'"'"""""""'OOJ 
Fogure 30 Internal Po,.u Supply Roo<l 
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Data Pack E 
g 
Data Sheet 
The LM35 is a precision semiconductor temperature 
sensor giving an output of !OmV per degree 
Centigrade. Unlike devices with outputs proportional 
to the absolute temperature (in degrees Kelvin) there 
is no large offset voltage which, in most applications. 
will have to be removed. 
Accuracies of lf/C at room temperahrre or 3f/C over 
the full temperature range are typical. 
Absolute maximum ratings (Note 10) 
Supply voltage +35V to -0 .2V 
Output voltage +6V to -l.OV 
Output current 1 OmA 
Storage temperature, T0-92 package _-60'C to+ 150'C 
Lead temperature (soldering, 10 seconds) __ 260'C 
Specified operating temperature range 
TMIN to TMAX (Note 2) 
LM35CZ -40'C to+ l!O'C 
LM35DZ _________ O'C to+ IOO'C 
Issued March 1997 232-2958 
Temperature sensor ic 
LM35CZ and LM35DZ 
RS stock numbers 317-954 and 317-960 
Features 
e Output proportional to 'C 
e Wide temperature range -40'C to+ 11 O'C 
(CZ version) 
e Accurate If4 oc at room temperature typical 
e Linear output 0.2'C typical 
e Low current drain (6011A typical) 
e Low self heating (0.08'C typical) 
e Output impedance 0. H2at !rnA 







~ ~ 1.651 .... g dia 


























bo"''"' ~ OmV+lO.OmVI'C 
The circuit shown in Figure l is a basic single ended 
temperature sensor capable of measuring between 
+2'C and+ lOO'C or+ llO'C depending on version. 
To measure negative temperatures a negative supply 
is required as shown in Figure 2. 
Figure 2 
~~s 
LM35 t- VouT 1-< 
• 
-:!:- • R1 ~ 
-v, 
Rl should be selected as follows: 
-V 
Rl = ' 
50 X 10"" 
Care must be taken when driving capacitive load, such 
as long cables or any load exceeding 50pF. 
To remove the effect of capacitive loads the circuit 
shown Flgure 3 should be used, however the resistor is 
added to the output impedance making this circuit suit-
able for connection to high impedance loads only. 
Figure 4 shows a circuit when will overcome this prob-
lem and also give protection from radiated interference 








Capacitive load, wiring, etc. 



















































The circuits below show some typical applications of 
these temperature sensors. 
F'lgure 5 Two-wire remote temperature sensor 
with sensor grounded 
sv 
+ 
Voi.IT = 10mVrC (T.-.MaiENT + l"C) 











or 10k rheostat 





Vour., 10miJ/"C (TA~a!ENT +I"CI 
from +2"Cto +40"C 
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7 0""' "<!''<I'"<<' ""'39 RBJ/PGM 
8 38 RB2 
9 37 ~ RB1 
10 36 RBO/INT 
11 PIC16F877 35 VDD 
12 PIC16F874 34 Vss 13 33 R07/PSP7 
14 32 RD6/PSP6 
15 31 RDSIPSPS 
16 30 RD4/PSP4 
1700 <J) 0 ..-N C')"<f" lll<DI'-<029 RC7/RX/DT 
.-..- N NN NN NNNN 
!l'! ! ! ! ! ! ! ! 
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PIC16F87X 
Key Features 
PIC micro rM Mid~Range Reference PIC16F873 PIC16F874 PIC16F876 PIC16F877 
Manual (0533023) 
Operating Frequency DC-20 MHz DC- 20 MHz DC -20 MHz DC- 20 MHz 
RESETS (and Delays) POR, BOR POR, BOR POR, BOR POR, BOR 
(PWRT, OST) (PWRT, OST) (PWRT, OST) (PWRT, OST) 
FLASH Program Memory 4K 4K 8K 8K (14-bit words) 
Data Memory (bytes) 192 192 368 368 
EEPROM Data Memory 128 128 256 256 
Interrupts 13 14 13 14 
110 Ports Ports A,B,C Ports A,B,C,D,E Ports A,B,C Ports A,B,C,D,E 
Timers 3 3 3 3 
Capture/Compare/PWM Modules 2 2 2 2 
Serial Communications MSSP, USART MSSP, USART MSSP, USART MSSP, USART 
Parallel Communications - PSP - PSP 
1 O-bit Analog-to-Digital Module 5 input channels 8 input channels 5 input channels 8 input channels 
Instruction Set 35 instructions 35 instructions 35 instructions 35 instructions 
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1.0 DEVICE OVERVIEW 
This document contains device specific information. 
Additional information may be found in the PJCmicro rM 
Mid-Range Reference Manual (0833023), which may 
be obtained from your local Microchip Sales Represen-
tative or downloaded from the Microchip website. The 
Reference Manual should be considered a complemen-
tary document to this data sheet, and is highly recom-
mended reading for a better understanding of the device 
architecture and operation of the peripheral modules. 
PIC16F87X 
There are four devices (PIC16F873, PIC16F874, 
PIC16F876 and PIC16F877) covered by this data 
sheet. The PIC16F876/873 devices come in 28-pin 
packages and the PIC16F877/874 devices come in 
40-pin packages. The Parallel Slave Port is not 
implemented on the 28-pin devices. 
The following device block diagrams are sorted by pin 
number; 28-pln for Figure 1-1 and 40-pin for Figure 1-2. 
The 28-pin and 40-pin pinouts are listed in Table 1-1 
and Table 1-2, respectively. 
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Note 1: Higher order bits are from the STATUS register. 
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2.0 MEMORY ORGANIZATION 
There are three memory blocks in each of the 
PIC16F87X MCUs. The Program Memory and Data 
Memory have separate 'buses so that concurrent 
access can occur and is detailed in this section. The 
EEPROM data memory block is detailed in Section 4.0. 
Additional information on device memory may be found 












Stack Level 1 




Stack Level 8 
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PIC16F87X 
2.1 Program Memory Organization 
The PIC16F87X devices have a 13-bit program counter 
capable of addressing an BK x 14 program memory 
space. The PIC16F877/876 devices have 8K x 14 
words of FLASH program memory, and the 
PIC16F873/874 devices have 4K x 14. Accessing a 
location above the physically implemented address wm 
cause a wraparound. 
The RESET vector is at OOOOh and the interrupt vector 





















2.2 Data Memory Organization 
The data memory is partitioned into multiple banks 
which contain the General Purpose Registers and the 
Special Function Registers. Bits RP1 (STATUS<6>) 







Each bank extends up to 7Fh (128 bytes). The lower 
locations of each bank are reserved for the Special 
Function Registers. Above the Special Function Regis-
ters are General Purpose Registers, implemented as 
static RAM. All implemented banks contain Special 
Function Registers. Some frequently used Special 
Function Registers from one bank may be mirrored in 
another bank for code reduction and quicker access. 
2.2.1 GENERAL PURPOSE REGISTER 
FILE 
The register file can be accessed either directly, or indi-
rectly through the File Select Register (FSR). 
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FIGURE 2-4: PIC16F874/873 REGISTER FILE MAP 
File 
Address 










































































































Purpose accesses Register 20h-7Fh 
96 Bytes 
FFh 
Bank 1 Bank 2 
II Unimplemented data memory locations, read as '0'. 
* Not a physical register. 
Note 1: These registers are not implemented on the PIC16F873. 
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2.2.2.1 STATUS Register 
The STATUS register contains the arithmetic status of 
the ALU, the RESET status and the bank select bits for 
data memory. 
For example, CLRF STATUS will c!ear the upper three 
bits and set the Z bit. This leaves the STATUS register 
as ooou uluu (where u =unchanged). 
The STATUS regist~r can be the destination for any 
instruction, as with any other register. If the STATUS 
register is the destination for an instruction that affects 
the Z, DC or C bits, then the write to these three bits is 
disabled. These bits are set or cleared according to the 
device logic. Furthermore, the TO and PO bits are not 
writable, therefore, the result of an instruction with the 
STATUS register as destination may be diffflrent than 
intended. 
It is recommended, therefore, that only BCF, BSF I 
SWAPF and MOVWF instructions are used to alter the 
STATUS register, because these instructions do not 
affect the Z, Cor DC bits from the STATUS register. For 
other instructions not affecting any status bits, see the 





STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h) 
R/W-0 R/W-0 R/W-0 R-1 R-1 R/W-x 
IRP RP1 RPO TO PO 
bit 7 
IRP: Register Bank Select bit (used for indirect addressing) 
1 • Bank 2, 3 (100h- 1 FFh) 
o • Bank 0, 1 (OOh- FFh) 
RP1 :RPO: Register Bank Select bits (used for direct addressing) 
11 • Bank 3 (180h- 1FFh) 
10 • Bank 2 (100h- 17Fh) 
01 • Bank 1 (SOh- FFh) 
o o • Bank 0 (DOh - 7Fh) 
Each bank is 128 bytes 
TO: Time-out bit 
1 =After power-up, CLRWDT instruction, or SLEEP instruction 
o = A WDT time-out occurred 
z 
bit 3 PO: Power-down bit 
1 =After power-up or by the CLRWDT instruction 
o = By execution of the SLEEP instruction 
bit 2 Z: Zero bit 
1 =The result of an arithmetic or logic operation is zero 
o = The result of an arithmetic or logic operation is not zero 
bit 1 DC: Digit carry/borrow bit (ADDWF, ADDLW I SUBLW 1 SUBWF instructions) 
(for borrow, the polarity is reversed) 
1 =A carry-out from the 4th low order bit of the result occurred 
o = No carry-out from the 4th low order bit of the result 
bit 0 C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 
1 =A carry-out from the Most Significant bit of the result occurred 




Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's 
complement of the second operand. For rotate (RRF 1 RLF) instructions, this bit is 
loaded with either the high, or Jaw order bit of the source register. 
Legend: 
R • Readable bit 
- n • Value at POR 
OS30292C-page 18 
W • Writable bit 
'1' =Bit is set 
U = Unimplemented bit, read as '0' 
'0' = Bit is cleared x = Bit is unknown 
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2.3 PCL and PCLATH 
The program counter (PC} is 13-bits wide. The !ow byte 
comes from the PCL register, which is a readable and 
writable register. The upper bits (PC<12:8>) are not 
readable, but are indirectly writable through the 
PC LATH register. On any RESET, the upper bits of the 
PC will be cleared. Figure 2-5 shows the two situations 
for the loading of the PC. The upper example in the fig-
ure shows how the PC is loaded on a write to PCL 
(PCLATH<4:0> __. PCH). The lower example in the fig-
ure shows how the PC is loaded during a CALL or GOTO 
instruction (PCLATH<4:3> __. PCH). 
FIGURE 2-5: . LOADING OF PC IN 
DIFFERENT SITUATIONS 
PCH PCL 






12 11' 10 8 7 a 
PC GOTO,CALL 
2 
PCLATH<4:3> '[ 11 
Opcode <10:0> 
PC LATH 
2.3.1 COMPUTED GOTO 
A computed GOTO is accomplished by adding an offset 
to the program counter (ADDWF PCL). When doing a 
table read using a computed GOTO method, care 
should be exercised if the table location crosses a PCL 
memory boundary (each 256 byte block). Refer to the 
application note, "Implementing a Table Read" 
(AN556). 
2.3.2 STACK 
The PIC16F87X family has an 8-level deep x 13-bitwide 
hardware stack. The stack space is not part of either pro-
gram or data space and the stack pointer is not readable 
or writable. The PC is PUSHed onto the stack when a 
CALL instruction is executed, or an interrupt causes a 
branch. The stack is POPed in the event of a 
RETURN, RETLW or a RETFIE instruction execution. 
PC LATH is not affected by a PUSH or POP operation. 
The stack operates as a circular buffer. This means that 
after the stack has been PUSHed eight times, the ninth 
push overwrites the value that was stored from the first 
push. The tenth push overwrites the second push (and 
so on). 
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2.4 Program Memory Paging 
All PIC16F87X devices are capable of addressing a 
continuous SK word block of program memory. The 
CALL and GOTO instructions provide only 11 bits of 
address to allow branching within any 2K program 
memory page. When doing a CALL or GOTO instruction, 
the upper 2 bits of the address are provided by 
PCLATH<4:3>. When doing a CALL or GOTO instruc-
tion, the user must ensure that the page select bits are 
programmed so that the desired program memory 
page is addressed. If a return from a CALL instruction 
(or interrupt) is executed, the entire 13-bit PC is popped 
off the stack. Therefore, manipulation of the 
PCLATH<4:3> bits is not required for the return instruc-
tions (which POPs the address from the stack). 
Example 2-1 shows the calling of a subroutine in 
page 1. of the program memory. This example assumes 
that PCLATH is saved and restored by the Interrupt 
Service Routine (if interrupts are used). 
EXAMPLE 2-1: CALL OF A SUBROUTINE 
IN PAGE 1 FROM PAGE 0 
ORG OxSOO 
BCF PCLATH,4 
BSF PCLATH,3 ;Select page 1 
; (SOOh-FFFh) 
CALL SUB1_Pl ;Call subroutine in 
;page 1 {BOOh-FFFh) 
ORG Ox900 
RETURN 
;page 1 (SOOh-FFFh) 
;called subroutine 
;page 1 (SOOh-FFFh) 
;return to 
;Call subroutine 
; in page 0 
; {OOOh-7FFh) 
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3.0 1/0 PORTS 
Some pins for these 1/0 ports are multiplexed with an 
alternate function for the peripheral features on the 
device. In general, when a peripheral is enabled, that 
pin may not be used as a general purpose 1/0 pin. 
Additional information on 1/0 ports may be found in the 
PICmicro m Mid-Range Reference Manual, \0833023). 
3.1 PORTA and the TRISA Register 
PORTA is a 6-bit wide, bi-directional port. The corre-
sponding data direction register is TRISA. Setting a 
TRISA bit(= 1) will make the corresponding PORTA pin 
an input {i.e., put the corresponding output driver in a 
Hi-Impedance mode). Clearing a TRISA bit (= 0) will 
make the corresponding PORTA pin an output (i.e., put 
the contents of the output latch on the selected pin). 
Reading the PORTA register reads the status of the 
pins, whereas writiilg to it will write to the port latch. All 
write operations are read-modify-write operations. 
Therefore, a write to a port implies that the port pins are 
read, the value is modified and then written to the port 
data latch. 
Pin RA4 is multiplexed with the TimerO module clock 
input to become the RA4ffOCKI pin. The RA4/TOCKI 
pin is a Schmitt Trigger input and an open drain output. 
All other PORTA pins have TTL input levels and full 
CMOS output drivers. 
Other PORTA pins are multiplexed with analog inputs 
and analog VREF input The operation of each pin is 
selected by clearing/setting the control bits in the 
ADCON1 register (AID Control Register1). 
The TRISA register controls the direction of the RA 
pins, even when they are being used as analog inputs. 
The user must ensure the bits in the TRISA register are 
maintained set when using them as analog inputs. 
EXAMPLE 3-1: INITIALIZING PORTA 
BCF STATUS, RPO 
BCF STATUS, RPl BankO 
CLRF PORTA Initialize PORTA by 
clearing output 
data latches 
BSF STATUS, RPO Select Bank 1 
MOVLW Ox06 Configure all pins 
MOVWF ADCONl as digital inputs 
MOVLW OxCF Value used to 
initialize data 
direction 
MOVWF TRISA Set RA<3:0> as inputs 
RA<5:4> as outputs 
TRISA<7:6::.are always 
read as '0' . 
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FIGURE 3-1: 










To AiD Converter 
Q 
PIC16F87X 
BLOCK DIAGRAM OF 
RA3:RAO AND RAS PINS 
Voo 
Note 1: 1/0 pins have protection diodes to VDD and Vss. 



















Note 1: 1/0 pin has protection diodes to Vss only. 
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TABLE 3-1: PORTA FUNCTIONS 
Name Bit# Buffer Function 
RAO/ANO bitO TIL Input/output or analog input. 
RA1/AN1 bit1 TIL Input/output or analog input. 
RA2/AN2 bit2 TTL Input/output or analog input. 
RA3/AN3NREF bit3 TIL Input/output or analog input or VREF. 
RA4/TOCKI bit4 ST Input/output or external clock input for nmerO. Output is open drain type. 
RA5/SS/AN4 bitS TIL Input/output or slave select input for synchronous serial port or analog input. 
-Legend. TTL- TTL mput, ST- Schmitt Tngger 1nput 
TABLE 3-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA 
Value on: Value on all 
Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit2 Bit 1 Bit 0 POR, other 
BOR RESETS 
Legend: x =unknown, u =unchanged, - =unimplemented locations read as '0'. 
Shaded ce!ls are not used by PORTA. 
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9.0 MASTER SYNCHRONOUS 
SERIAL PORT (MSSP) 
MODULE 
The Master Synchronous Serial Port {MSSP) module is 
a serial interface, useful for communicating with other 
peripheral or microcontroller devices. These peripheral 
devices may be serial EEPROMs, shift registers, dis-
play drivers, AID converters, etc. The MSSP module 
can operate in one of two modes: 
• Serial Peripheral Interface (SPJ) 
• Inter-Integrated Circuit (1 2C) 
Figure 9-1 shows a block diagram for the SPI mode, 
while Figure 9-5 and Figure 9-9 show the block dia-
grams for the two different 12C modes of operation. 
The Application Note AN734, "Using the PICmicro® 
SSP for Slave J2C™ Communication" describes the 
slave operation of the MSSP module on the 
PIC16F87X devices. AN735, "Using the PlCmicro® 
MSSP Module for 12C™ Communications" describes 
the master operation of the MSSP module on the 
PIC16F87X devices. 








bit 7 SMP: Sample bit 
SPI Master mode: 
R-0 R-0 
0/A p 
1 -Input data sampled at end of data output time 
o =Input data sampled at middle of data output time 
SPI Slave mode: 
SMP must be cleared when SPI is used in slave mode 
In !2C Master or Slave mode: 
R-0 R-0 
s RlW 
1 =Slew rate control disabled for standard speed mode (100kHz and 1 MHz) 
o =Slew rate control enabled for high speed mode (400 kHz) 
bit 6 CKE: SPI Clock Edge Select (Figure 9-2, Figure 9-3 and Figure 9-4) 
SPI mode: 
ForCKP-0 
1 =Data transmitted on rising edge of SCK 
o =Data transmitted on falling edge of SCK 
ForCKP = 1 
1 =Data transmitted on falling edge of SCK 
o = Data transmitted on rising edge of SCK 
In 12c Master or Slave mode: 
1 = Input levels conform to SMBus spec 
o = Input levels conform to 12C specs 
bit 5 CIA: Data! Address bit (12C_ mode only) 
1 = Indicates that the last byte received or transmitted was data 
o =Indicates that the last byte received or transmitted was address 
bit 4 P: STOP bit 
R-0 
UA 
(12C mode only. This bit is cleared when the MSSP module is disabled, SSP EN is cleared.) 
1 = Indicates that a STOP bit has been detected last (this bit is '0' on RESET) 
o = STOP bit was not detected last 
bit 3 S: START bit 
(12C mode only. This bit is cleared when the MSSP module is disabled, SSP EN is cleared.) 
1 = Indicates that a START bit has been detected last (this bit is '0' on RESET) 
o =START bit was not detected last 




This bit holds the R/W bit information following the last address match. This bit is only valid from the 
address match to the next START bit, STOP bit or not ACK bit. 
In J2c Slaye mode-
l- Read 
o =Write 
In J2c Master mode· 
1 =Transmit is in progress 
o =Transmit is not in progress 
Logical OR of this bit with SEN, RSEN, PEN, RCEN, or ACKEN will indicate if the MSSP is in IDLE mode. 
bit 1 UA: Update Address (10-bit 12C mode only) 
1 = Indicates that the user needs to update the address in the SSP ADD register 
o = Address does not need to be updated 
bit BF: Buffer Full Status bit 
Receive fSPI and J2C modesl: 
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1 -Receive complete, SSPBUF is full 
o = Receive not complete, SSPBUF is empty 
Transmjt p2c mode only}· 
1- Data transmit in progress (does not include the ACK and STOP bits), SSPBUF is full 
o =Data transmit complete (does not include the ACK and STOP bits), SSPBUF is empty 
Legend: 
R = Readable bit 
- n =Value at POR 
W =Writable bit 
'1' =Bit is set 
U =Unimplemented bit, read as '0' 
'0' =Bit is cleared x = Bit is unknown 
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REGISTER 9-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h) 
RN/-0 RN/-0 RN/-0 RN/-0 RN/-0 RN/-0 RN/-0 RN/-0 
WCOL SSPOV SSP EN CKP SSPM3 SSPM2 SSPM1 SSPMO 
bit 7 bitO 
bit 7 WCOL: Write Collision Detect bit 
Master mode: 
1 -A write to SSPBUF was attempted while the 12C conditions were not valid 
o = No collision 
Slave mode: 
1 - SSPBUF register is written while still transmitting the previous word (must be cleared in 
software) 
o = No collision 
bit 6 SSPOV: Receive Overflow Indicator bit 
In SPI mode: 
1 - A new byte is received while SSPBUF holds previous data. Data in SSPSR is lost on overflow. In Slave 
mode, the user must read the SSPBUF, even if only transmitting data, to avoid overflows. In Master 
mode, the overflow bit is not set, since each Operation is initiated by writing to the SSPBUF register. 
(Must be cleared in software.) 
o = No overt!ow 
In 12C mode: 
1 - A byte is received while the SSPBUF is holding the previous byte. SSPOV is a "don't care" in Transmit 
mode. (Must be cleared in software.) 
o = No overflow 
bit 5 SSPEN: Synchronous Serial Port Enable bit 
In SP! mode, 
When enabled, !hese pins must be properly configured as input or output 
1 = Enables serial port and configures SCK, SOC, SOl, and SS as the source of the serial port pins 
o = Disables serial port and configures these pins as 1/0 port pins 
In 12c mode, 
When enabled, these pins must be properly configured as input or output 
1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins 
o = Disables serial port and configures these pins as 1/0 port pins 
bit 4 CKP: Clock Polarity Select bit 
In SPI mode: 
bit 3-0 
1 - Idle state for clock is a high level 
o = Idle state for clock is a low level 
In r2c Slave mode: 
SCK release control 
1 = Enable clock 
o =Holds clock low (clock stretch). (Used to ensure data setup time.) 
In 12C Master mode· 
Unused in this mode 
SSPM3:SSPMO: Synchronous Serial Port Mode Select bits 
oooo = SPI Master mode, clock= Fosc/4 
0001 = SPJ·Master mode, clock= Fosc/16 
0010 = SPI Master mode, clock= Fosc/64 
0011 = SP!'Master mode, clock= TMR2 o!:!.!E.ut/2 
0100 = SPI Slave'1:ino.<je, clock= SCK pin. SS pin control enabled. _ 
0101 = SPI Slave irlede, clock= SCK pin. SS pin control disabled. SS can be used as l/0 pin. 
one= 12C Slave mode, 7-bit address 
0111 = 12c Slave mode, 10-bit address 
10 oo = r2c Master mode, clock= Fosc f (4 • (SSPAOD+1 )) 
1011 = 12C Firmware Controlled Master mode (slave idle) 
1110 = 12c Firmware Controlled Master mode, 7-bit address with START and STOP bit interrupts enabled 
1111 = r2c Firmware Controlled Master mode, 10-bit address with START and STOP bit interrupts enabled 
1001, 1010, 1100, 1101 =Reserved 
Legend: 
R = Readable bit 
- n = Value at POR 
W = Writable bit 
'1' =Bit is set 
U =Unimplemented bit, read as '0' 
'0' =Bit is cleared x = Bit is unknown 
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REGISTER 9-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 91 h) 
R/VV-0 R/W-0 RIW-0 R/VV-0 R/VV-0 R/VV-0 R/VV-0 R/VV-0 
GCEN I ACKSTAT I ACKDT ACKEN RCEN PEN RSEN SEN 
bit 7 
bit 7 GCEN: General Cafl Enable bit (In 12C Slave mode only) 
1 =Enable interrupt when a general call address (OOOOh) is received in the SSPSR 
o = General call address disabled 
bit 6 ACKSTAT: Acknowledge Status bit (In 12C Master mode only) 
In Master Transmit mode: 
1 - Acknowledge was not received from slave 
o =Acknowledge was received from slave 
bit 5 ACKDT: Acknowledge Data bit (In 12C Master mode only) 
In Master Receive mode: 
Value that will be transmitted when the user initiates an Acknowledge sequence at the 
end of a receive. 
1 = Not Acknowledge 
o = Acknowledge 
bit 4 ACKEN: Acknowledge Sequence Enable bit (In i2C Master mode only) 
In Master Receive mode: 
1 - Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. 
Automatically cleared by hardware. 
o :::: Acknowledge sequence idle 
bit 3 RCEN: Receive Enable bit (In 12C Master mode only) 
1 :::: Enables Receive mode for 12c 
o :::: Receive idle 
bit 2 PEN: STOP Condition Enable bit (In i2C Master mode only) 
SCK Release Control: 
1 :::: Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware. 
o :::: STOP condition idle 
bit 1 RSEN: Repeated START Condition Enable bit (In 12C Master mode only) 
bit 0 
1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware. 
o :::: Repeated START condition idle 
bit 0 SEN: START Condition Enable bit (In 12C Master mode only) 
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1 :::: Initiate START condition on SDA and SCL pins. Automatically cleared by hardware. 
o :::: START condition idle 
Note: For bils ACKEN, RCEN, PEN, RSEN, SEN: If the 12C module is not in the IDLE 
mode, this bit may not be set (no spooling), and the SSPBUF may not be written (or 
writes to the SSPBUF are disabled). 
Legend: 
R :::: Readable bit 
- n ::::Value at POR 
W =Writable bit 
'1':::: Bit is set 
U :::: Unimplemented bit, read as '0' 
'0' :::: Bit is cleared x :::: Bit is unknown 
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9.2 MSSP 12c Operation 
The MSSP module in !2C mode, fully implements all 
master and slave functions {including general call sup· 
port) and provides interrupts on START and STOP bits in 
hardware, to determine a free bus (multi-master func-
tion). The MSSP module implements the standard mode 
specifications, as well as 7-bit and 10-bit addressing. 
Refer to Application Note AN578, "Use of the SSP 
Module in the I 2C Multi-Master Environment." 
A "glitch" filter is on the SCL and SDA pins when the pin 
is an input This filter operates in both the 100 kHz and 
400kHz modes. In the 1 DO kHz mode, when these pins 
are an output, there is a slew rate control of the pin that 
is independent of device frequency. 
FIGURE 9-5: 12C SLAVE MODE BLOCK 
DIAGRAM 
START and 
STOP bit Detect 
Two pins are used for data transfer. These are the SCL 
pin, which is the clock, and the SDA pin, which is the 
data. The SDA and SCL pins are automatically configR 
ured when the 12C mode is enabled. The SSP module 
functions are enabled by setting SSP Enable bit 
SSPEN (SSPCON<S> ). 
The MSSP module has six registers for J2C operation. 
They are the: 
SSP Control Register (SSPCON) 
SSP Control Register2 (SSPCON2) 
SSP Status Register (SSPSTAT) 
Serial Receive!Transmit Buffer (SSPBUF) 
SSP Shift Register (SSPSR)- Not directly 
accessible 
SSP Address Register (SSPADD) 
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The SSPCON register allows control of the 12c opera-
tion. Four mode selection bits (SSPCON<3:0>) allow 
one of the following 12C modes to be selected: 
J 2C Slave mode (7-bit address) 
12C Slave mode (1D·bit address) 
1
2C Master mode, clock= OSC/4 (SSPADD +1) 
12C firmware modes (provided for compatibility to 
other mid-range products) 
Before selecting any 12C mode, the SCL and SDA pins 
must be programmed to inputs by setting the appropri-
ate TRIS bits. Selecting an 12C mode by setting the 
SSPEN bit, enables the SCL and SDA pins to be used 
as the clock and data lines in 12C mode. Pull-up resis-
tors must be provided externally to the SCL and SDA 
pins for the proper operation of the !2C module. 
The CKE bit (SSPSTAT<6:7>) sets the levels of the 
SDA and SCL pins in either Master or Slave mode. 
When CKE = 1, the levels will conform to the SMBus 
specification. When CKE = 0, the levels wi!l conform to 
the J2C specification. 
The SSPSTAT register gives the status of the data 
transfer. This information includes detection of a 
START (S) or STOP (P) bit, specifies if the received 
byte was data or address, if the next byte is the com-
pletion of 10-bit address, and if this will be a read or 
write data transfer. 
SSPBUF is the register to which the transfer data is 
written to, or read from. The SSPSR register shifts the 
data in or out of the device. In receive operations, the 
SSPBUF and SSPSR create a doubled buffered 
receiver. This allows reception of the next byte to begin 
before reading the last byte of received data. When the 
complete byte is received, it is transferred to the 
SSPBUF register and fiag bit SSPIF is set. If another 
complete byte is received before the SSPBUF register 
is read, a receiver overflow has occurred and bit 
SSPOV (SSPCON<6>) is set and the byte in the 
SSPSR is lost. 
The SSPADD register holds the slave address. In 
1 O-bit mode, the user needs to write the high byte of the 
address (1111 o A9 AS o). Following the high byte 




9.2.5 MASTER MODE 
Master mode of operation is supported by interrupt 
generation on the detection of the START and STOP 
conditions. The STOP (P) and START (S) bits are 
cleared from a RESET, or when the MSSP module is 
disabled. Control of the 12C bus may be taken when the 
P bit is set, or the bus is idle, with both the S and P bits 
clear. 
In Master mode, the SCL and SDA Jines are manipu-
lated by the MSSP hardware. 
The following events will cause the SSP Interrupt Flag 




Data transfer byte transmitted/received 
Acknowledge transmit 
Repeated START 
FIGURE 9-9: SSP BLOCK DIAGRAM (12C MASTER MODE) 
SSPM3:SSPMO, 
SSPADD<6:0> 





START bit Detect, 
STOP bit Detect 
SCL in Write Collision Detect SeUReset, S, P, WCOL (SSPSTAT) 
Set SSP IF, BCLIF '--------""B,us"-"C"ol,lis,lo00n~ Clock Arbitration 
State Counter for 
end of XMIT/RCV 
Reset ACKSTAT, PEN (SSPCON2) 
9.2.6 MULTI-MASTER MODE 
In Multi·Master mode, the interrupt generation on the 
detection of the START and STOP conditions allows 
the determination of when the bus is free. The STOP 
(P) and START (S) bits are cleared from a RESET or 
when the MSSP module is disabled. Control of the 12C 
bus may be taken when bit P (SSPSTAT<4>) is set, or 
the bus is idle with both the S and P bits clear. When 
the bus is busy, enabling the SSP Interrupt will gener-
ate the interrupt when the STOP condition occurs. 
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In Multi-Master operation, the SDA line must be moni-
tored for arbitration to see if the signal level is the 
expected output level. This check is performed in hard-
ware, with the result placed in the BCLIF bit. 
The states where arbitration can be lost are: 
Address Transfer 
Data Transfer 
A START Condition 
A Repeated START Condition 
An Acknowledge Condition 
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9.2.7 12C MASTER MODE SUPPORT 
Master mode is enabled by setting and clearing the 
appropriate SSPM bits in SSPCON and by setting the 
SSPEN bit. Once Master mode is enabled, the user 
has six options: 
Assert a START condition on SDA and SCL. 
Assert a Repeated START condition on SDA and 
SCL. 
Write to the SSPBUF register initiating transmis-
sion of data/address. 
Generate a STOP condition on SDA and SCL. 
Configure the 12C port to receive data. 
Generate an Acknowledge condition at the end of 
a received byte of data. 
9.2.7.1 12C Master Mode Operation 
The master device generates all of the serial clock 
pulses and the START and STOP conditions. A trans-
fer is ended with a STOP condition or with a Repeated 
START condition. Since the Repeated START condi-
tion is also the beginning of the next serial transfer, the 
12c bus will not be released. 
In Master Transmitter mode, serial data is output through 
SDA, while SCL outputs the serial clock. The first byte 
transmitted contains the slave address of the receiving 
device (7 bits) and the Read/Write (RNV) bil. In this case, 
the RiW bit will be logic '0'. Serial data is transmitted 8 bits 
at a time. After each byte is transmitted, an Acknowledge 
bit is received. START and STOP conditions are output 
to indicate the beginning and the end of a serial transfer. 
In Master Receive mode, the first byte transmitted con-
tains the slave address of the transmitting device 
(7 bits) and the RfW bil.ln this case, the R!W bit will be 
logic '1'. Thus, the first byte transmitted is a 7-bit slave 
address followed by a '1' to indicate receive bit. Serial 
data is received via SDA, while SCL outputs the serial 
clock. Serial data is received 8 bits at a time. After each 
byte is received, an Acknowledge bit is transmitted. 
START and STOP conditions indicate the beginning 
and end of transmission. 
The baud rate generator used for SPI mode operation 
is now used to set the SCL clock frequency for either 
100kHz, 400kHz, or 1 MHz 12C operation. The baud 
rate generator reload value is contained in the lower 7 
bits of the SSPADD register. The baud rate geheiator 
will automatically begin counting on a write to the 
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SSPBUF. Once the given operation is complete (i.e., 
transmission of the last data bit is followed by ACK), the 
internal clock will automatically stop counting and the 
SCL pin will remain in its last state. 
A typical transmit sequence would go as follows: 
a) User generates a START condition by setting 
the START enable b" (SEN) ·,n SSPCON2. 
b) SSPIF is set. The module will wait the required 
start time before any other operation takes place. 
c} User loads SSPBUF with address to transmit. 
d) Address is shifted out the SOA pin until all 8 bits 
are transmitted. 
e) MSSP module shifts in the ACK bit from the 
slave device and writes its value into the 
SSPCON2 register (SSPCON2<6>). 
f) MSSP module generates an interrupt at the end 
of the ninth clock cycle by setting SSPIF. 
g) User loads SSPBUF with eight bits of data. 
h) DATA is shifted out the SDA pin until a!IS bits are 
transmitted. 
i) MSSP module shifts in the ACK bit from the 
slave device, and writes its value into the 
SSPCON2 register (SSPCON2<6>). 
j) MSSP module generates an interrupt at the end 
of the ninth clock cycle by setting the SSPIF bit. 
k) User generates a STOP condition by setting the 
STOP enable bit, PEN, in SSPCON2. 
I) Interrupt is generated once the STOP condition 
is complete. 
9.2.8 BAUD RATE GENERATOR 
In 12C Master mode, the reload value for the BRG is 
located in the lower 7 bits of the SSPADD register 
(Figure 9-1 0). When the BRG is loaded with this value, 
the BRG counts down to 0 and stops until another reload 
has taken place. The BRG count is decremented twice 
per instruction cycle (TCY), on the 02 and 04 clock. 
In 12c Master mode, the BRG is reloaded automatically. If 
clock arbitration is taking place, the BRG will be reloaded 









9.2.11 12C MASTER MODE 
TRANSMISSION 
Transmission of a data byte, a 7-bit address, or either 
half of a 10-bit address, is accomplished by simply writ-
ing a value to SSPBUF register. This action will set the 
Buffer Full flag (SF) and allow the baud rate generator 
to begin counting and start the next transmission. Each 
bit of address/data will be shifted out onto the SDA pin 
after the falling edge of SCL is asserted (see data hold 
time spec). SCL is held low for one baud rate generator 
rollover count (TBRG). Data should be valid before SCL 
is released high (see data setup time spec). When the 
SCL pin is released high, it is held that way for TBRG. 
The data on the SOA pin must remain stable for that 
duration and some hold time after the next falling edge 
of SCL. After the eighth bit is shifted out (the falling 
edge of the eighth clock), the BF flag is cleared and the 
master releases SDA allowing the slave device being 
addressed to respond with an ACK bit during the ninth 
bit time, if an address match occurs or if data was 
received properly. The status of ACK is read into the 
ACKDT on the falling edge of the ninth clock. If the 
master receives an Acknowledge, the Acknowledge 
Status bit (ACKSTAT) is cleared. If not, the bit is set. 
After the ninth clock, the SSP IF is set and the master 
clock (baud rate generator) is suspended until the next 
data byte is loaded into the SSPBUF, leaving SCL low 
and SDA unchanged (Figure 9-14). 
After the write to the SSPBUF,-each bit of address will 
be shifted out on the falling edge of SCL, until all seven 
address bits and the RfiiJ bit are completed. On the fall-
ing edge of the eighth clock, the master will de-assert 
the SDA pin, allowing the slave to respond with an 
Acknowledge. On the falling edge of the ninth clock, the 
master will sample the SDA pin to see if the address 
was recognized by a slave. The status of the ACK bit is 
loaded into the ACKSTAT status bit (SSPCON2<6> ). 
Following the falling edge of the ninth clock transmis-
sion of the address, the SSPIF is set, the BF flag is 
cleared, and the baud rate generator is turned off until 
another write to the SSPBUF takes place, holding SCL 
low and allowing SDA to float. 
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9.2.11.1 BF Status Flag 
In Transmit mode, the BF bit (SSPSTAT <0>) is set 
when the CPU writes to SSPBUF and is cleared when 
all 8 bits are shifted out. 
9.2.11.2 WCOL Status Flag 
If the user writes the SSPBUF when a transmit is 
already in progress (i.e., SSPSR is still shifting out a 
data byte), then WCOL is set and the contents of the 
buffer are unchanged (the write doesn't occur). 
WCOL must be cleared in software. 
9.2.11.3 ACKSTAT Status Flag 
In Transmit mode, the ACKSTAT bit {SSPCON2<6>) is 
cleared when the slave has sent an Acknowledge 
(ACK = 0), and is set when the slave does not Acknowl-
edge (ACK = 1 ). A slave sends an Acknowledge when 
it has recognized its address (including a general call), 
or when the slave has properly received its data. 



























Write SSPCON2<0> SEN= 1 
START condition begins 
SEN =0 






[ SSPBUF written with 7 -bit address and RiiJ 
start transmit 
--~ 




From slave clear ACKSTAT bit SSPCON2<6> ~· ·~·~ .. ~~~ .. , ACK/SPCON2 = 1 
llr\1\1\,--..,f\f\1\r---. 
! t Cleared in software service routine From SSP interrupt 
Cleared in ~oftware 
~ SSPBUF written L SSPBUF is written in software 
SEN 
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13.0 INSTRUCTION SET SUMMARY 
Each PIC16F87X instruction is a 14~bit word, divided 
into an OPCODE which specifies the instruction type 
and one or more operands which further specify the 
operation of the instruction. The PIC16F87X instruction 
set summary in Table 13·21ists byte-oriented, bit-ori-
ented, and literal and control operations. Table 13-1 
shows the opcode field descriptions. 
For byte-oriented instructions, 'f represents a file reg-
ister designator and 'd' represents a destination desig-
nator. The file register designator specifies which file 
register is to be used by the instruction. 
The destination designator specifies where the result of 
the operation is to be placed. If 'd' is zero, the result is 
placed in theW register. If 'd' is one, the result is placed 
in the file register specified in the instruction. 
For bit-oriented instructions, 'b' represents a bit field 
designator which selects the number of the bit affected 
by the operation, while 'f represents the address of the 
file in which the bit is located. 
For literal and control operations, 'k' represents an 
eight or eleven bit constant or literal value. 
TABLE 13-1: OPCODE FIELD 
DESCRIPTIONS 
Field Description 
f Register file address (OxOO to Ox7F) 
w Working register (accumulator) 
b Bit address within an 8-bit file register 
k Literal field, constant data or label 
X Don't care location(:;;; o or 1). 
The assembler will generate code with x ;::; o. 
It is the recommended form of use for 
compatibility with all Microchip software tools. 
d Destination select; d:;;; o: store result in W, 
d = 1: store result in file register f. 
Default is d = 1 . 
PC Program Counter 
TO Time-out bit 
PD Power-down bit 
The instruction set is highly orthogonal and is grouped 
into three basic categories: 
Byte-oriented operations 
Bit-oriented operations 
Literal and control operations 
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All instructions are executed within one single instruc-
tion cycle, unless a conditional test is true or the pro-
gram counter is changed as a result of an instruction. 
In this case, the execution takes two instruction cycles 
with the second cycle executed as a NOP. One instruc-
tion cycle consists of four oscillator periods. Thus, for 
an oscillator frequency of 4 MHz, the normal instruction 
execution time is 1 IJ.S. If a conditional test is true, or the 
program counter is changed as a result of an instruc-
tion, the instruction execution time is 2 J.lS. 
Table 13-2 lists the instructions recognized by the 
MPASM™ assembler. 
Figure 13-1 shows the general formats that the instruc-
tions can have. 
All examples use the following format to represent a 
hexadecimal number: 
Oxhh 
where h signifies a hexadecimal digit. 
FIGURE 13-1: GENERAL FORMAT FOR 
INSTRUCTIONS 
Byte-orieri.ted file register operations 
13 8 7 6 0 
I OPCODE I d I f (FILE#) I 
d = 0 for destination W 
d = 1 for destination f 
f =?·bit file register address 
Bit-oriented file register operations 
13 10 9 7 6 
I OPCODE I b (BIT #II 
b = 3-bit bit address 
f '=" 7-bit file register address 
Literal and control operations 
General 
13 8 7 
I OPCODE 
k = 8-bit immediate value 
CALL and GOTO instructions only 




k (literal) I 
0 
OPCODE I k (literal) 
k = 11-bit immediate value 
A description of each instruction is available in the 
PICmicro rM Mid-Range Reference Manual, (0833023). 
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TABLE 13-2: PIC16F87X INSTRUCTION SET 
Mnemonic, 14~Bit Opcode Status 
Operands Description Cycles Affected Notes MSb LSb 
BYTE-ORIENTED FILE REGISTER OPERATIONS 
ADDWF f, d Add Wand f 1 00 0111 dfff ffff C,DC,Z 1,2 
ANDWF f, d ANDWwith f 1 00 0101 dfff ffff z 1,2 
CLRF f Clear f 1 00 0001 lfff ffff z 2 
CLRW ClearW 1 00 0001 o= xxxx z 
COMF f, d Complement f 1 00 1001 dfff ffff z 1,2 
DECF f, d Decrement f 1 00 0011 dfff ffff z 1,2 
DECFSZ f, d Decrement f, Skip if 0 1(2) 00 1011 dfff ffff 1,2,3 
INCF f, d Increment f 1 00 1010 dfff ffff z 1,2 
INCFSZ f, d Increment f, Skip if 0 1(2) 00 1111 dfff ffff 1,2,3 
IORWF f, d lndusive OR W with f 1 00 0100 dfff ffff z 1,2 
MOVF f, d Move f 1 00 1000 dfff ffff z 1,2 
MOVWF f Move Wto f 1 00 0000 lfff ffff 
NOP 
-
No Operation 1 00 0000 OxxO 0000 
RLF f, d Rotate Left f through Carry 1 00 1101 dfff ffff c 1,2 . 
RRF f, d Rotate Right f through Carry 1 00 1100 dfff ffff c 1,2 
SUBWF f, d Subtract W from f 1 00 0010 dfff ffff C,DC,Z 1,2 
SWAPF f, d Swap nibbles in f 1 00 1110 dfff ffff 1,2 
XORWF f, d Exclusive OR W with f 1 00 0110 dfff ffff z 1,2 
BIT-ORIENTED FILE REGISTER OPERATIONS 
BCF f, b Bit Clear f 1 01 OObb bfff ffff 1,2 
BSF f, b BitSetf 1 01 Olbb bfff ffff 1,2 
BTFSC f, b Bit Test f, Skip if Clear 1 (2) 01 lObb bfff ffff 3 
BTFSS f, b Bit Test f, Skip if set 1 (2) 01 llbb bfff ffff 3 
LITERAL AND CONTROL OPERATIONS 
ADDLW k Add literal and W 1 11 lllx kkkk kkkk C,DC,Z 
ANDLW k AND literal with W 1 11 1001 kkkk kkkk z 
CALL k Call subroutine 2 10 Okkk kkkk kkkk 
CLRWDT 
-
Clear Watchdog Timer 1 00 0000 0110 0100 TO,PO 
GOTO k Go to address 2 10 lkkk kkkk kkkk 
IORLW k Inclusive OR literal with W 1 11 1000 kkkk kkkk z 
MOVLW k Move literal to W 1 11 OOxx kkkk kkkk 
RETFIE 
-
Return from interrupt 2 00 0000 0000 1001 
RETLW k Return with literal in W 2 11 01xx kkkk kkkk 
RETURN - Return from Subroutine 2 00 0000 0000 1000 
SLEEP Go into standby mode 1 00 0000 OllO 0011 TO,PD 
SUBLW k Subtract W from literal 1 11 llDx kkkk kkkk C,DC,Z 
XORLW k Exclusive OR literal with W 1 11 1010 kkkk kkkk z 
Note 1: When an l/0 reg1ster 1s modified as a function of 1tself (e.g., MOVF PORTB, 1), the value used wtl! be that value present 
on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external 
device, the data will be written back with a '0'. 
2: If this instruction is executed on the TMRO register (and, where applicable, d = 1 ), the prescaler will be cleared if 
assigned to the 11mer0 module. 
3: lf Program Counter (PC) is modified, or a conditional test is true, the instruction requires two cycles. The second cycle is 
executed as a NOP. 
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13.1 Instruction Descriptions 
ADDLW Add Literal and W 
Syntax: [/abe~ ADDLW k 
Operands: 0 s: k s 255 
Operation: (W) + k -+ (W) 
Status Affected: C, DC, Z 
Description: The contents of the W register 
are added to the eight bit literal 'k' 
and the result is placed in the W 
register. 
ADDWF Add W and I 
Syntax: [/abe~ ADDWF f,d 
Operands: 0::;; f s 127 
dE (0,1] 
Operation: (W} + (D-+ (destination) 
Status Affected: C, DC, Z 
Description: Add the contents of theW register 
with register 'f. If 'd' is 0, the result 
is stored in the W register. If 'd' is 
1, the result is stored back in 
register 'f. 
ANDLW AND Literal with W 
Syntax: [/abe~ ANDLW k 
Operands: 0 ~ k s 255 
Operation: (W) .AND. (k) -+ (W) 
Slatus Affected: Z 
Description: The contents of W register are 
AND'ed with the eight bit literal 








AND Wwith f 
[/abe~ ANDWF f,d 
0<1<127 
dE [0,1] 
(W) .AND. (f)-+ (destination) 
z 
AND theW register with register 
'f'. If 'd' is 0, the result is stored in 
theW register. If 'd' is 1, the result 
is stored back in register 'f. 
© 2001 Microchip Technology Inc. 
PIC16F87X 
BCF Bit Clear f 
Syntax: [/abe~ BCF f,b 
Operands: 0<1~127 
Osbs7 
Operation: 0-+ (f<b>) 
Status Affected: None 
Description: Bit 'b' in register 'f is cleared. 
BSF Bit Set I 
Syntax: [/abe~ BSF f,b 
Operands: 0<1<127 
O<b<7 
Operation: 1 -+ (f<b>} 
Status Affected: None 
Description: Bit 'b' in register 'f is set. 
BTFSS Bit Test I, Skip if Set 
Syntax: [/abe~ BTFSS f,b 
Operands: 0 ::;:; f::;:; 127 
0Sb<7 
Operation: skip if (f<b>) = 1 
Status Affected: None 
Description: If bit 'b' in register 'f is '0', the next 
instruction is executed. 
BTFSC 
Syntax: 
If bit 'b' is '1', then the next instruc-
tion is discarded and a NOP is 
executed instead, making this a 
2TCY instruction. 
Bit Test, Skip if Clear 
[/abe~ BTFSC f,b 
Operands: 0 sf s 127 
O<b<7 
Operation: skip if (f<b>) = 0 
Status Affected: None 
Description: If bit 'b' in register 'f is '1 ', the next 
instruction is executed. 
If bit 'b', in register 'f, is '0', the 
next instruction is discarded, and 
a NOP is executed instead, making 








[ label] CALL k 
0 ~ k ~ 2047 
(PC)+ 1--; TOS, 
k--; PC<10:0>, 
(PCLATH<4:3>)--; PC<12:11> 















Call Subroutine. First, return 
address (PC+1) is pushed onto 
the stack. The eleven-bit immedi-
ate address is loaded into PC bits 
<10:0>. The upper bits of the PC 
are loaded from PCLATH. CALL is 




OOh --; (f) 
1--;Z 
z 
The contents of register 'fare 

















0 --+ WDT prescaler, 
1 --;TO 
1 --; PD 
Status Affected: TO, PD 
Description: CLRWDT instruction resets the 
Watchdog Timer. It also resets 
the prescaler of the WDT. Status 



















The contents of register 'f' are 
complemented. If 'd' is 0, the 
result is stored in W. If 'd' is 1, the 
result is stored back in register 'f'. 
Decrement f 
[/abe~ DECF f,d 
O~f~127 
dE [0,1] 
(D- 1 --; (destination) 
z 
Decrement register 'f. If 'd' is 0, 
the result is stored in the W 
register. If 'd' is 1, the result is 
stored back in register 'f. 



















Decrement f, Skip if 0 
[ /abe/) DECFSZ f,d 
0 s f s 127 
dE (0,1) 
(f) - 1 --+ (destination); 
skip if result = 0 
None 
The contents of register T are 
decremented. If 'd' is 0, the result 
IS placed 1n the W register. If 'd' is 
1, the result is placed back in 
register 'f. 
If the result is 1, the next instruc-
tion is executed. If the result is 0, 
then a NOP is executed instead 
making it a 2Tcv instruction. 
Unconditional Branch 
[ /abe/) GOTO k 




GOTO is an unconditional branch. 
The eleven-bit immediate value is 
loaded into PC b1ts <10:0>. The 
upper b1ts of PC are loaded from 
PCLATH<4:3>. GOTO is a two-
cycle instruction. 
Increment f 
[label] INCF f,d 
0 s f s 127 
dE (0,1 ) 
(f) + 1 --+ (destination) 
z 
The contents of reg1ster T are 
incremented. If 'd' is 0, the result 
is placed in the W register. If 'd' is 
1, the result is placed back in 
register 'f. 




















Increment f, Skip if 0 
[/abe/) INCFSZ f,d 
Osfs127 
dE (0,1) 
(f) + 1 --+ (destination), 
skip 1f result = 0 
None 
The contents of register 'f are 
mcremented. lf'd' is 0, the result is 
placed in the W reg1ster. If 'd' is 1, 
the result is placed back in 
register 'f 
If the result is 1, the next instruc-
tion is executed. If the result is 0, 
a NOP 1s executed mstead, making 
it a 2TCY 1nstruclion. 
Inclusive OR Literal with W 
[ /abe/) IORLW k 
0 s k s 255 
(W) .OR. k --+ (W) 
z 
The contents of the W register are 
OR'ed with the e1ght b1t literal 'k'. 
The result is placed in the W 
register. 
Inclusive OR W with f 
[ /abe/) IORWF f,d 
Osfs127 
dE (0,1) 
(W) .OR. (f)--+ (destination) 
z 
Inclusive OR the W register with 
register 'f. If 'd' IS 0 the result IS 
placed in the W register. If 'd' is 1 
























( label 1 MOVF f,d 




The contents of register f are 
moved to a destination dependant 
upon the status of d. If d = 0, 
destination is W register. If d = 1, 
the destination is file register f itself. 
d = 1 is useful to test a file register, 
s1nce status flag Z is affected. 
Move Literal to W 
( label 1 MOVLW k 
0 ~ k ~ 255 
k~(W) 
None 
The eight bit literal 'k' is loaded 
into W register. The don·t cares 
will assemble as D's. 
Move W to f 
[label] MOVWF 
0 ~ f ~ 127 
0N) ~(f) 
None 
Move data from W register to 
reg1ster 'f. 
NOP No Operation 
Syntax: (/abe/] NOP 
Operands None 
Operation. No operation 
Status Affected: None 
Description: No operation. 
RETFIE Return from Interrupt 
Syntax. ( /abe/] RETFIE 
Operands: None 
Operation. TOS ~ PC, 
1 ~ GIE 
Status Affected: None 
RETLW Return with Literal in W 
Syntax: (/abe/] RETLW k 
Operands: 0 ~ k ~ 255 
Operation: k ~ (W); 
TOS ~PC 
Status Affected. None 
Descnption. The W reg1ster is loaded w1th the 
e1ght bit literal 'k'. The program 
counter is loaded from the top of 
the stack (the return address). 
Th1s is a two-cycle instruction. 
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RLF Rotate Left f through Carry 
Syntax: [ label] RLF f,d 
Operands: 0 s; f s 127 
dE [0,1] 
Operation: See description below 
Status Affected: C 
Description: The contents of register 'fare rotated 
one bit to the left through the Carry 
Flag. If 'd' is 0, the result is placed in 
theW register. If 'd' is 1, the result is 
stored back in register 'f. 
r=--ill--1 Register f h 
RETURN Return from Subroutine 
Syntax: [label] RETURN 
Operands: None 
Operation: TOS ~ PC 
Status Affected: None 
Description: Return from subroutine. The stack 
is POPed and the top of the stack 
(TOS) is loaded into the program 
counter. This is a two-cycle 
instruction. 
RRF Rotate Right f through Carry 
Syntax: [/abe/] RRF f,d 
·operands: o s; f s 127 
dE [0,1] 
Operation: See description below 
Status Affected: C 
Description: The contents of register 'f are 
rotated one bit to the right through 
the Carry Flag. If 'd' is 0, the result 
is placed in the W register. If 'd' is 
1, the result is placed back in 
register 'f. 
c@J-=! Register f ~ 
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SLEEP 
Syntax: [label] SLEEP 
Operands: None 
Operation: DOh --> WDT, 
0 --+ WDT prescaler, 
1 ~To, 
O~PD 
Status Affected: TO, PO 
Description: The power-down status bit, PO is 
cleared. Time-out status bit, TO 
is set. Watchdog Timer and its 
prescaler are cleared. 
The processor is put into SLEEP 
mode with the oscillator stopped. 
SUBLW Subtract W from Literal 
Syntax: [/abe/] SUBLW k 
Operands: 0 ::;; k ::;; 255 
Operation: k - (W) ~ (W) 









TheW register is subtracted (2's 
complement method) from the 
eight-bit literal 'k'. The result is 
placed in theW register. 
Subtract W from f 
[/abe/] SUBWF f,d 
D<f<127 
dE [0,1] 
(f)- (W) ~(destination) 
C, DC, Z 
Subtract (2's complement method) 
W register from register 'f. If 'd' is 0, 
the result is stored in the W 
register. If 'd' is 1, the result is 
stored back in register 'f. 
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SWAPF Swap Nibbles in f 
Syntax: [label] SWAPF f,d 
Operands: 0 sf s 127 
dE [0,1] 
Operation: (f<3:0>) ~ (destination<7:4>), 
(f<7:4>) ~ (destination<3:0>} 
Status Affected: None 
Description: The upper and lower nibbles of 
register 'fare exchanged .. If 'd' is 
0, the result is placed in the W 
register. If 'd' is 1, the result is 
placed in register 'f. 
XORLW Exclusive OR literal with W 
Syntax: [!abe~ XORLW k 
Operands: 0 s: k s: 255 
Operation: (W) .X OR. k--. (W) 
Status Affected: Z 
Description: The contents of theW register 
are XOR'ed with the eight-bit lit-
eral 'k'. The result is placed in 







Exclusive OR W with f 
[/abe~ XORWF f,d 
Osfs127 
dE [0,1] 
(W) .XOR. (f)--. (destination) 
z 
Exclusive OR the contents of the 
W register with register 'f. If 'd' is 
0, the result is stored in theW 
register. If 'd' is 1, the result is 
stored back in register 'f. 
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